Files
Jesse Zhang 5d08559c91 drm/amdgpu/gfx_v12_0: set gfx.rs64_enable from PFP header on GFX12
gfx_v12_0_init_microcode() always loads RS64 CP ucode but never set
adev->gfx.rs64_enable, so it stayed false and code that branches on it
(e.g. MEC pipe reset) used the legacy CP_MEC_CNTL path incorrectly.

Match GFX11: derive RS64 mode from the PFP firmware header (v2.0) via
amdgpu_ucode_hdr_version(). Log at debug when RS64 is enabled.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Jesse Zhang <jesse.zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit b03d53598b0d2048e8fa7303b8d0784768ec4fa6)
2026-05-11 17:54:44 -04:00
..
2024-07-24 17:30:23 -04:00
2026-01-20 17:25:53 -05:00
2025-10-13 14:14:15 -04:00
2026-02-23 14:33:16 -05:00
2024-01-15 18:35:37 -05:00
2024-01-15 18:35:37 -05:00
2024-07-24 17:30:23 -04:00
2024-07-24 17:30:23 -04:00
2026-01-05 16:59:55 -05:00
2022-05-04 09:53:12 -04:00
2023-08-07 16:35:38 -04:00
2022-05-04 10:43:54 -04:00
2022-05-10 17:53:11 -04:00
2023-03-15 18:45:26 -04:00
2023-03-15 18:45:26 -04:00
2026-01-05 16:59:55 -05:00
2023-08-30 15:00:27 -04:00
2022-03-22 10:53:39 -04:00
2026-01-05 16:59:55 -05:00
2026-03-17 17:43:09 -04:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-01-05 16:59:55 -05:00
2026-03-17 17:43:00 -04:00
2023-08-31 16:34:05 -04:00