Vijaya Krishna Nivarthi
0aa2811cf5
arm64: dts: qcom: sdm845: Add stream-id of qspi to iommus
...
As part of DMA mode support to qspi driver.
Signed-off-by: Vijaya Krishna Nivarthi <quic_vnivarth@quicinc.com >
Reviewed-by: Douglas Anderson <dianders@chromium.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/1682328761-17517-5-git-send-email-quic_vnivarth@quicinc.com
2023-05-26 13:35:58 -07:00
Vijaya Krishna Nivarthi
cc40600612
arm64: dts: qcom: sc7280: Add stream-id of qspi to iommus
...
As part of DMA mode support to qspi driver.
Signed-off-by: Vijaya Krishna Nivarthi <quic_vnivarth@quicinc.com >
Reviewed-by: Douglas Anderson <dianders@chromium.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/1682328761-17517-4-git-send-email-quic_vnivarth@quicinc.com
2023-05-26 13:35:58 -07:00
Vijaya Krishna Nivarthi
8164116023
arm64: dts: qcom: sc7180: Add stream-id of qspi to iommus
...
As part of DMA mode support to qspi driver.
Signed-off-by: Vijaya Krishna Nivarthi <quic_vnivarth@quicinc.com >
Reviewed-by: Douglas Anderson <dianders@chromium.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/1682328761-17517-3-git-send-email-quic_vnivarth@quicinc.com
2023-05-26 13:35:58 -07:00
Krzysztof Kozlowski
24cf51a2e4
arm64: dts: qcom: msm8996: correct /soc/bus ranges
...
The bus@0 node should have reg or ranges to fix dtbs W=1 warnings:
Warning (unit_address_vs_reg): /soc@0/bus@0: node has a unit name, but no reg or ranges property
Warning (simple_bus_reg): /soc@0/bus@0: missing or empty reg/ranges property
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Tested-by: Konrad Dybcio <konrad.dybcio@linaro.org > # MSM8996 Kagura
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230420180746.860934-1-krzysztof.kozlowski@linaro.org
2023-05-26 13:35:10 -07:00
Krzysztof Kozlowski
5b85de0d51
arm64: dts: qcom: sdm630-nile: correct duplicated reserved memory node
...
SoC DTSI already comes with 85800000 reserved memory node, so assume the
author wanted to update its length. This fixes dtbs W=1 warning:
Warning (unique_unit_address_if_enabled): /reserved-memory/qhee-code@85800000: duplicate unit-address (also used in node /reserved-memory/reserved@85800000)
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230419211921.79871-1-krzysztof.kozlowski@linaro.org
2023-05-26 13:34:03 -07:00
Krzysztof Kozlowski
a2d8dcd48e
arm64: dts: qcom: sm6125-sprout: align ADC channel node names with bindings
...
Bindings expect ADC channel node names to follow specific pattern:
sm6125-xiaomi-laurel-sprout.dtb: adc@3100: 'adc-chan@4d', 'adc-chan@4e', 'adc-chan@52', 'adc-chan@54' do not match any of the regexes: ...
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-6-krzysztof.kozlowski@linaro.org
2023-05-26 13:29:08 -07:00
Krzysztof Kozlowski
ec888e6cff
arm64: dts: qcom: sm8550-qrd: add missing PCIE1 PHY AUX clock frequency
...
The SM8550 DTSI defines a fixed PCIE1 PHY AUX clock and expects boards
to define frequency. Use the same as in MTP8550 to fix:
sm8550-qrd.dtb: pcie-1-phy-aux-clk: 'clock-frequency' is a required property
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-5-krzysztof.kozlowski@linaro.org
2023-05-26 13:29:08 -07:00
Krzysztof Kozlowski
2438aba45f
arm64: dts: qcom: sm8250: add missing qcom,smmu-500 fallback
...
Since commit 6c84bbd103 ("dt-bindings: arm-smmu: Add generic
qcom,smmu-500 bindings") the SMMU is supposed to use qcom,smmu-500
compatible fallback:
['qcom,sm8250-smmu-500', 'qcom,adreno-smmu', 'qcom,smmu-500', 'arm,mmu-500'] is too long
'qcom,sm8250-smmu-500' is not one of ['qcom,msm8996-smmu-v2', 'qcom,msm8998-smmu-v2', 'qcom,sdm630-smmu-v2']
'qcom,sm8250-smmu-500' is not one of ['qcom,msm8996-smmu-v2', 'qcom,sc7180-smmu-v2', 'qcom,sdm630-smmu-v2', 'qcom,sdm845-smmu-v2'
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-4-krzysztof.kozlowski@linaro.org
2023-05-26 13:26:28 -07:00
Krzysztof Kozlowski
395aba1b19
arm64: dts: qcom: qdu1000: add missing qcom,smmu-500 fallback
...
Since commit 6c84bbd103 ("dt-bindings: arm-smmu: Add generic
qcom,smmu-500 bindings") the SMMU is supposed to use qcom,smmu-500
compatible fallback:
['qcom,qdu1000-smmu-500', 'arm,mmu-500'] is too short
['qcom,qdu1000-smmu-500', 'arm,mmu-500'] is too long
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-3-krzysztof.kozlowski@linaro.org
2023-05-26 13:26:28 -07:00
Krzysztof Kozlowski
e6e0e70694
arm64: dts: qcom: ipq8074: drop incorrect SPI bus spi-max-frequency
...
The spi-max-frequency property belongs to SPI devices, not SPI
controller:
ipq8074-hk01.dtb: spi@78b5000: Unevaluated properties are not allowed ('spi-max-frequency' was unexpected)
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-2-krzysztof.kozlowski@linaro.org
2023-05-26 13:26:28 -07:00
Krzysztof Kozlowski
b8420d478a
arm64: dts: qcom: ipq6018: drop incorrect SPI bus spi-max-frequency
...
The spi-max-frequency property belongs to SPI devices, not SPI
controller:
ipq6018-cp01-c1.dtb: spi@78b5000: Unevaluated properties are not allowed ('spi-max-frequency' was unexpected)
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230416123730.300863-1-krzysztof.kozlowski@linaro.org
2023-05-26 13:26:28 -07:00
Vignesh Viswanathan
0cd4e90cb2
arm64: dts: qcom: add few more reserved memory region
...
In IPQ SoCs, bootloader will collect the system RAM contents upon crash
for the post morterm analysis. If we don't reserve the memory region used
by bootloader, obviously linux will consume it and upon next boot on
crash, bootloader will be loaded in the same region, which will lead to
loose some of the data, sometimes we may miss out critical information.
So lets reserve the region used by the bootloader.
Similarly SBL copies some data into the reserved region and it will be
used in the crash scenario. So reserve 1MB for SBL as well.
While at it, drop the size padding in the reserved memory region,
wherever applicable.
Signed-off-by: Vignesh Viswanathan <quic_viswanat@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526110653.27777-4-quic_viswanat@quicinc.com
2023-05-26 13:12:53 -07:00
Vignesh Viswanathan
9b2406aaba
arm64: dts: qcom: enable the download mode support
...
Like any other Qualcomm SoCs, IPQ8074 and IPQ6018 also supports the
download mode to collect the RAM dumps if system crashes, to perform
the post mortem analysis. Add support for the same.
Signed-off-by: Vignesh Viswanathan <quic_viswanat@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526110653.27777-3-quic_viswanat@quicinc.com
2023-05-26 13:12:53 -07:00
Neil Armstrong
b92b0d2f75
arm64: dts: qcom: sm8450: add crypto nodes
...
Add crypto engine (CE) and CE BAM related nodes and definitions
for the SM8450 SoC.
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org >
[Bhupesh: Corrected the compatible list]
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-12-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
f1040a7fe8
arm64: dts: qcom: sm8350: Add Crypto Engine support
...
Add crypto engine (CE) and CE BAM related nodes and definitions to
'sm8350.dtsi'.
Co-developed-by and Signed-off-by: Robert Foss <rfoss@kernel.org >
[Bhupesh: Switch to '#interconnect-cells = <2>', available since commit 4f287e31ff ]
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-11-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
c58be6c87f
arm64: dts: qcom: sm8250: Add Crypto Engine support
...
Add crypto engine (CE) and CE BAM related nodes and definitions to
'sm8250.dtsi'.
Co-developed-by and Signed-off-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org >
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-10-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
f7f485f3dc
arm64: dts: qcom: sm8150: Add Crypto Engine support
...
Add crypto engine (CE) and CE BAM related nodes and definitions to
'sm8150.dtsi'.
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-9-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
61baef687d
arm64: dts: qcom: sm6115: Add Crypto Engine support
...
Add crypto engine (CE) and CE BAM related nodes and definitions to
'sm6115.dtsi'.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Tested-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-8-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
20bf3ac438
arm64: dts: qcom: sdm845: Fix the slimbam DMA engine compatible string
...
As per documentation, Qualcomm SDM845 SoC supports SLIMBAM DMA
engine v1.7.4, so use the correct compatible strings.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-5-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Bhupesh Sharma
31dfb8014f
arm64: dts: qcom: sdm8550: Fix the BAM DMA engine compatible string
...
As per documentation, Qualcomm SM8550 SoC supports BAM DMA
engine v1.7.4, so use the correct compatible strings.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Tested-by: Anders Roxell <anders.roxell@linaro.org >
Tested-by: Linux Kernel Functional Testing <lkft@linaro.org >
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526192210.3146896-4-bhupesh.sharma@linaro.org
2023-05-26 13:01:57 -07:00
Kathiravan T
05e6b82f39
arm64: dts: qcom: ipq9574: add QFPROM node
...
IPQ9574 has efuse region to determine the various HW quirks. Lets
add the initial support and the individual fuses will be added as they
are required.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526125305.19626-5-quic_kathirav@quicinc.com
2023-05-26 12:45:38 -07:00
Kathiravan T
546f0617a2
arm64: dts: qcom: ipq6018: add QFPROM node
...
IPQ6018 has efuse region to determine the various HW quirks. Lets
add the initial support and the individual fuses will be added as they
are required.
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com >
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526125305.19626-4-quic_kathirav@quicinc.com
2023-05-26 12:45:10 -07:00
Kathiravan T
2f34a2aa4c
arm64: dts: qcom: ipq5332: add QFPROM node
...
IPQ5332 has efuse region to determine the various HW quirks. Lets
add the initial support and the individual fuses will be added as they
are required.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526125305.19626-3-quic_kathirav@quicinc.com
2023-05-26 12:44:28 -07:00
Kathiravan T
8fa13a6e61
dt-bindings: nvmem: qfprom: add compatible for few IPQ SoCs
...
Add the QFPROM compatible for IPQ5332, IPQ6018 and IPQ9574
Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526125305.19626-2-quic_kathirav@quicinc.com
2023-05-26 12:44:28 -07:00
Devi Priya
8a465494d6
arm64: dts: qcom: ipq9574: add support for RDP453 variant
...
Add the initial device tree support for the Reference Design Platform (RDP)
453 based on IPQ9574 family of SoCs. This patch adds support for Console
UART, SPI NOR and SMPA1 regulator node.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526153152.777-3-quic_devipriy@quicinc.com
2023-05-26 12:33:13 -07:00
Devi Priya
b866fba436
dt-bindings: arm: qcom: document AL02-C8 board based on IPQ9574 family
...
Document AL02-C8 (Reference Design Platform 453) board based on IPQ9574
family of SoCs.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Acked-by: Conor Dooley <conor.dooley@microchip.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230526153152.777-2-quic_devipriy@quicinc.com
2023-05-26 12:32:34 -07:00
Devi Priya
aa261f13da
arm64: dts: qcom: ipq9574: add support for RDP449 variant
...
Add the initial device tree support for the Reference Design Platform (RDP)
449 based on IPQ9574 family of SoCs. This patch adds support for Console
UART, SPI NOR and SMPA1 regulator node.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230516135013.3547-3-quic_devipriy@quicinc.com
2023-05-26 12:28:19 -07:00
Devi Priya
2e4cd263b9
dt-bindings: arm: qcom: document AL02-C6 board based on IPQ9574 family
...
Document AL02-C6 (Reference Design Platform 449) board based on IPQ9574
family of SoCs.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230516135013.3547-2-quic_devipriy@quicinc.com
2023-05-26 12:28:19 -07:00
Devi Priya
d8a83f8d2e
arm64: dts: qcom: ipq9574: add support for RDP418 variant
...
Add the initial device tree support for the Reference Design Platform (RDP)
418 based on IPQ9574 family of SoCs. This patch adds support for Console
UART, SPI NOR, eMMC and SMPA1 regulator node.
Co-developed-by: Anusha Rao <quic_anusha@quicinc.com >
Signed-off-by: Anusha Rao <quic_anusha@quicinc.com >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230510104359.16678-3-quic_devipriy@quicinc.com
2023-05-26 12:28:11 -07:00
Devi Priya
e3c98aac28
dt-bindings: arm: qcom: document AL02-C2 board based on IPQ9574 family
...
Document AL02-C2 (Reference Design Platform 418) board based on IPQ9574
family of SoCs.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230510104359.16678-2-quic_devipriy@quicinc.com
2023-05-26 12:28:11 -07:00
Devi Priya
8f0ae6bc00
arm64: dts: qcom: ipq9574: Add cpufreq support
...
Add cpu freq nodes in the device tree to bump cpu frequency above 800MHz.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230517172527.1968-4-quic_devipriy@quicinc.com
2023-05-26 12:26:13 -07:00
Devi Priya
56ba2b3aeb
arm64: dts: qcom: ipq9574: Add SMPA1 regulator node
...
Add support for SMPA1 regulator node in IPQ9574.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230517172527.1968-3-quic_devipriy@quicinc.com
2023-05-26 12:26:13 -07:00
Devi Priya
8cc864a437
arm64: dts: qcom: ipq9574: Add RPM related nodes
...
Add RPM Glink & RPM message RAM nodes to support frequency scaling
on IPQ9574.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Co-developed-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Praveenkumar I <quic_ipkumar@quicinc.com >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230517172527.1968-2-quic_devipriy@quicinc.com
2023-05-26 12:25:55 -07:00
Devi Priya
84c4a652db
arm64: dts: qcom: ipq9574: Add support for APSS clock controller
...
Add the APCS & A73 PLL nodes to support CPU frequency scaling.
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230406061314.10916-5-quic_devipriy@quicinc.com
2023-05-26 12:16:55 -07:00
Devi Priya
d9556c5c6c
arm64: dts: qcom: ipq9574: rename al02-c7 dts to rdp433
...
Rename the dts after Reference Design Platform(RDP) to adopt
standard naming convention.
Acked-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Devi Priya <quic_devipriy@quicinc.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230425084010.15581-7-quic_devipriy@quicinc.com
2023-05-26 12:14:48 -07:00
Luca Weiss
83022f6484
arm64: dts: qcom: pm7250b: add missing spmi-vadc include
...
This file is using definitions from the spmi-vadc header, so we need to
include it.
Fixes: 11975b9b81 ("arm64: dts: qcom: Add pm7250b PMIC")
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407-pm7250b-sid-v1-1-fc648478cc25@fairphone.com
2023-05-26 12:10:32 -07:00
Bryan O'Donoghue
f1134f738f
arm64: dts: qcom: Add msm8939 Sony Xperia M4 Aqua
...
Add a basic booting DTS for the Sony Xperia M4 Aqua aka "tulip".
Tulip is paired with:
- wcn3660
- smb1360 battery charger
- 720p Truly NT35521 Panel
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407194905.611461-6-bryan.odonoghue@linaro.org
2023-05-25 07:39:00 -07:00
Bryan O'Donoghue
273a3dc13e
arm64: dts: qcom: Add Square apq8039-t2 board
...
The apq8039-t2 is an apq8039 based board paired with a wcn3680b WiFi
chipset.
Co-developed-by: Shawn Guo <shawn.guo@linaro.org >
Signed-off-by: Shawn Guo <shawn.guo@linaro.org >
Co-developed-by: Jun Nie <jun.nie@linaro.org >
Signed-off-by: Jun Nie <jun.nie@linaro.org >
Co-developed-by: Benjamin Li <benl@squareup.com >
Signed-off-by: Benjamin Li <benl@squareup.com >
Co-developed-by: James Willcox <jwillcox@squareup.com >
Signed-off-by: James Willcox <jwillcox@squareup.com >
Co-developed-by: Leo Yan <leo.yan@linaro.org >
Signed-off-by: Leo Yan <leo.yan@linaro.org >
Co-developed-by: Joseph Gates <jgates@squareup.com >
Signed-off-by: Joseph Gates <jgates@squareup.com >
Co-developed-by: Max Chen <mchen@squareup.com >
Signed-off-by: Max Chen <mchen@squareup.com >
Co-developed-by: Zac Crosby <zac@squareup.com >
Signed-off-by: Zac Crosby <zac@squareup.com >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407194905.611461-5-bryan.odonoghue@linaro.org
2023-05-25 07:39:00 -07:00
Stephan Gerhold
1e6dfe47ba
arm64: dts: qcom: Add msm8939-pm8916.dtsi include
...
The msm8939-pm8916.dtsi include configures the regulator supplies of
MSM8939 used together with PM8916, as recommended by Qualcomm. In rare
cases where boards deviate from the recommended design they can just
avoid using this include.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407194905.611461-4-bryan.odonoghue@linaro.org
2023-05-25 07:38:59 -07:00
Bryan O'Donoghue
61550c6c15
arm64: dts: qcom: Add msm8939 SoC
...
Add msm8939 a derivative SoC of msm8916. This SoC contains a number of key
differences to msm8916.
- big.LITTLE Octa Core - quad 1.5GHz + quad 1.0GHz
- DRAM 1x800 LPDDR3
- Camera 4+4 lane CSI
- Venus @ 1080p60 HEVC
- DSI x 2
- Adreno A405
- WiFi wcn3660/wcn3680b 802.11ac
Co-developed-by: Shawn Guo <shawn.guo@linaro.org >
Signed-off-by: Shawn Guo <shawn.guo@linaro.org >
Co-developed-by: Jun Nie <jun.nie@linaro.org >
Signed-off-by: Jun Nie <jun.nie@linaro.org >
Co-developed-by: Benjamin Li <benl@squareup.com >
Signed-off-by: Benjamin Li <benl@squareup.com >
Co-developed-by: James Willcox <jwillcox@squareup.com >
Signed-off-by: James Willcox <jwillcox@squareup.com >
Co-developed-by: Leo Yan <leo.yan@linaro.org >
Signed-off-by: Leo Yan <leo.yan@linaro.org >
Co-developed-by: Joseph Gates <jgates@squareup.com >
Signed-off-by: Joseph Gates <jgates@squareup.com >
Co-developed-by: Max Chen <mchen@squareup.com >
Signed-off-by: Max Chen <mchen@squareup.com >
Co-developed-by: Zac Crosby <zac@squareup.com >
Signed-off-by: Zac Crosby <zac@squareup.com >
Co-developed-by: Vincent Knecht <vincent.knecht@mailoo.org >
Signed-off-by: Vincent Knecht <vincent.knecht@mailoo.org >
Co-developed-by: Stephan Gerhold <stephan@gerhold.net >
Signed-off-by: Stephan Gerhold <stephan@gerhold.net >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407194905.611461-3-bryan.odonoghue@linaro.org
2023-05-25 07:38:59 -07:00
Bryan O'Donoghue
8051c8b83a
dt-bindings: vendor-prefixes: Add Square
...
Add vendor prefix for Square (https://squareup.com ).
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230407194905.611461-2-bryan.odonoghue@linaro.org
2023-05-25 07:38:59 -07:00
Rudraksha Gupta
aaa3fc4ce9
dt-bindings: arm: qcom: Add missing msm8960
...
The list of supported 'SoC's didn't include msm8960 even though
qcom,msm8960-cdp exists.
Signed-off-by: Rudraksha Gupta <guptarud@gmail.com >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230524230338.120619-1-guptarud@gmail.com
2023-05-24 21:50:48 -07:00
Luca Weiss
0c4f10917d
arm64: dts: qcom: sdm632-fairphone-fp3: Add notification LED
...
The phone features a notification LED connected to the pmi632. Configure
the RGB led found on it.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Luca Weiss <luca@z3ntu.xyz >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230414-pmi632-v3-2-079d2cada699@z3ntu.xyz
2023-05-24 21:50:48 -07:00
Luca Weiss
a1f0f2ebb0
arm64: dts: qcom: Add PMI632 PMIC
...
The PMI632, commonly found on SoCs with SDM632 has various standard
functions like ADC, GPIOs, LPG and more.
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Signed-off-by: Luca Weiss <luca@z3ntu.xyz >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230414-pmi632-v3-1-079d2cada699@z3ntu.xyz
2023-05-24 21:50:48 -07:00
Dylan Van Assche
8587d217ec
arm64: dts: qcom: sdm845-shift-axolotl: enable flash LEDs
...
The SHIFT6mq (axolotl) is an SDM845-based smartphone with 2 flash LEDs.
One LED is white, the other one is yellow. Define both LEDs in the DTS
so they can be used as flash or torch and enable the flash LED
controller to control them in PMI8998.
Signed-off-by: Dylan Van Assche <me@dylanvanassche.be >
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org >
Reviewed-by: Caleb Connolly <caleb.connolly@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230518133113.273880-4-me@dylanvanassche.be
2023-05-24 21:50:48 -07:00
Dylan Van Assche
9139bb5673
arm64: dts: qcom: pmi8998: add flash LED controller
...
Qualcomm PMIC PMI8998 has a 3 channel flash LED driver which is used
by many phones for 1 or 2 flash LEDs. Each LED can be used in flash mode
or torch mode. Add the flash LED controller node to PMI8998 DTS.
Signed-off-by: Dylan Van Assche <me@dylanvanassche.be >
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230518133113.273880-3-me@dylanvanassche.be
2023-05-24 21:50:48 -07:00
Bhupesh Sharma
b5de1a9ff1
arm64: dts: qcom: sm6115: Add CPU idle-states
...
Add CPU idle-state nodes and power-domains in Qualcomm sm6115 SoC dtsi.
Signed-off-by: Bhupesh Sharma <bhupesh.sharma@linaro.org >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230518080031.2509250-1-bhupesh.sharma@linaro.org
2023-05-24 21:50:48 -07:00
Stephan Gerhold
8bbd35771f
arm64: dts: qcom: msm8916-pm8916: Mark always-on regulators
...
Some of the regulators must be always-on to ensure correct operation of
the system, e.g. PM8916 L2 for the LPDDR RAM, L5 for most digital I/O
and L7 for the CPU PLL (strictly speaking the CPU PLL might only need
an active-only vote but this is not supported for regulators in
mainline currently).
The RPM firmware seems to enforce that internally, these supplies stay
on even if we vote for them to power off (and there is no other
processor running). This means it's pointless to keep sending
enable/disable requests because they will just be ignored.
Also, drivers are much more likely to get a wrong impression of the
regulator status, because regulator_is_enabled() will return false when
there are no users, even though the regulator is always on.
Describe this properly by marking the regulators as always-on.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230510-msm8916-regulators-v1-8-54d4960a05fc@gerhold.net
2023-05-24 21:50:47 -07:00
Stephan Gerhold
b0a8f16ae4
arm64: dts: qcom: msm8916: Define regulator constraints next to usage
...
Right now each MSM8916 device has a huge block of regulator constraints
with allowed voltages for each regulator. For lack of better
documentation these voltages are often copied as-is from the vendor
device tree, without much extra thought.
Unfortunately, the voltages in the vendor device trees are often
misleading or even wrong, e.g. because:
- There is a large voltage range allowed and the actual voltage is
only set somewhere hidden in some messy vendor driver. This is often
the case for pm8916_{l14,l15,l16} because they have a broad range of
1.8-3.3V by default.
- The voltage is actually wrong but thanks to the voltage constraints
in the RPM firmware it still ends up applying the correct voltage.
To have proper regulator constraints it is important to review them in
context of the usage. The current setup in the MSM8916 device trees
makes this quite hard because each device duplicates the standard
voltages for components of the SoC and mixes those with minor
device-specific additions and dummy voltages for completely unused
regulators.
The actual usage of the regulators for the SoC components is in
msm8916-pm8916.dtsi, so it can and should also define the related
voltage constraints. These are not board-specific but defined in the
APQ8016E/PM8916 Device Specification. The board DT can then focus on
describing the actual board-specific regulators, which makes it much
easier to review and spot potential mistakes there.
Note that this commit does not make any functional change. All used
regulators still have the same regulator constraints as before. Unused
regulators do not have regulator constraints anymore because most of
these were too broad or even entirely wrong. They should be added back
with proper voltage constraints when there is an actual usage.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230510-msm8916-regulators-v1-7-54d4960a05fc@gerhold.net
2023-05-24 21:50:47 -07:00
Stephan Gerhold
f193264986
arm64: dts: qcom: msm8916-pm8916: Clarify purpose
...
Goal of the msm8916-pm8916.dtsi is to reduce the boilerplate necessary
to create a device tree for a typical board with the MSM8916 SoC
combined with the PM8916 PMIC. > 99% of all MSM8916 boards use the same
standard setup where many of the PM8916 regulators have a fixed purpose
and only some are left up for board-specific use.
While MSM8916 (and perhaps MSM8939 soon) is currently the only platform
with such an include, it has definitely proven useful. With more than
30 boards using it (not all of them upstream yet) it simplifies the
review a lot and reduces the chance of configuring the standard
components incorrectly.
In preparation of extending its scope slightly, add a comment at the
top that clearly explains what the .dtsi represents and when it should
(or should not) be used.
Signed-off-by: Stephan Gerhold <stephan@gerhold.net >
Signed-off-by: Bjorn Andersson <andersson@kernel.org >
Link: https://lore.kernel.org/r/20230510-msm8916-regulators-v1-6-54d4960a05fc@gerhold.net
2023-05-24 21:50:47 -07:00