mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-08-31 01:11:51 -04:00
drm/i915/cdclk: Introduce HAS_2PPC()
We'll need to check for the "does the platform do 2 pixels per clock?" thing in a few places. Add a feature macro for it. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patch.msgid.link/20260715120926.10786-3-ville.syrjala@linux.intel.com Reviewed-by: Nemesa Garg <nemesa.garg@intel.com>
This commit is contained in:
@@ -2910,7 +2910,7 @@ intel_set_cdclk_post_plane_update(struct intel_atomic_state *state)
|
||||
/* pixels per CDCLK */
|
||||
int intel_cdclk_ppc(struct intel_display *display, bool double_wide)
|
||||
{
|
||||
return DISPLAY_VER(display) >= 10 || double_wide ? 2 : 1;
|
||||
return HAS_2PPC(display) || double_wide ? 2 : 1;
|
||||
}
|
||||
|
||||
/* max pixel rate as % of CDCLK (not accounting for PPC) */
|
||||
|
||||
@@ -146,6 +146,7 @@ struct intel_display_platforms {
|
||||
func(supports_tv);
|
||||
|
||||
#define HAS_128B_Y_TILING(__display) (!(__display)->platform.i915g && !(__display)->platform.i915gm)
|
||||
#define HAS_2PPC(__display) (DISPLAY_VER(__display) >= 10)
|
||||
#define HAS_4TILE(__display) ((__display)->platform.dg2 || DISPLAY_VER(__display) >= 14)
|
||||
#define HAS_ASYNC_FLIPS(__display) (DISPLAY_VER(__display) >= 5)
|
||||
#define HAS_AS_SDP(__display) (DISPLAY_VER(__display) >= 13)
|
||||
|
||||
Reference in New Issue
Block a user