mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-08-23 18:56:40 -04:00
Code Issues Packages Projects Releases Wiki Activity

drm/amdgpu: Fix typos in comments for IP block soft reset

Browse Source 
These typos were accidentally overlooked. Let's fix them now.

Signed-off-by: Timur Kristóf <timur.kristof@gmail.com>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>
Link: https://patch.msgid.link/20260624073829.40835-2-timur.kristof@gmail.com
Signed-off-by: Mario Limonciello <mario.limonciello@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Timur Kristóf
2026-06-24 09:38:29 +02:00
committed by Alex Deucher
parent 070e834f97
commit 2ea9fe3021
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
View File

@@ -996,7 +996,7 @@ void amdgpu_multi_ring_reset_helper_begin(const u32 ring_type_mask,
* Give some time for non-guilty rings to finish their
* current submission, to try to minimize collateral damage.
*
* Note that this just a best effort, but really there
* Note that this is just a best effort, but really there
* is no way to really know which ring is actually responsible
* because different rings may share resources, eg. a compute
* ring may hog shader engines, causing a graphics ring to hang.
@@ -1057,12 +1057,12 @@ void amdgpu_multi_ring_reset_helper_begin(const u32 ring_type_mask,
* @guilty_ring: The ring which is guilty of causing a reset.
* @ret: Return code from the reset function.
*
* After calling amdgpu_multi_ring_reset_helper_end()
* After calling amdgpu_multi_ring_reset_helper_begin()
* and executing the actual reset method, call this
* function to restore normal operation.
*
* In case the reset failed, this function should still
* be called to restore some state, but it won't attempt to
* be called to restore preemption state, but it won't attempt to
* fully restore the ring contents.
*/
int amdgpu_multi_ring_reset_helper_end(const u32 ring_type_mask,
@@ -1086,7 +1086,7 @@ int amdgpu_multi_ring_reset_helper_end(const u32 ring_type_mask,
/* Flush HDP cache so the GPU can see the updated COND_EXEC values */
amdgpu_device_flush_hdp(adev, NULL);
/* If the reset was unsuccessful, return without restoring anything. */
/* If the reset was unsuccessful, return without restoring anything else. */
if (ret)
return ret;