Files
linux/drivers
Roman Li e15d09f510 drm/amd/display: enable phy-ssc reduction by default
[Why]
Reduction of phy-ssc is needed to support DP2 high pixel clock on dcn35x/36.
There's a special flag to enable it in dmub hw params.

[How]
Set hbr3_phy_ssc to true for dcn35, dcn351 and dcn36.

Reviewed-by: Charlene Liu <charlene.liu@amd.com>
Signed-off-by: Roman Li <Roman.Li@amd.com>
Signed-off-by: Zaeem Mohamed <zaeem.mohamed@amd.com>
Tested-by: Mark Broadworth <mark.broadworth@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2025-04-21 11:28:30 -04:00
..
2025-01-10 10:15:04 +01:00
2025-03-06 10:33:07 +01:00
2025-01-18 17:10:05 -08:00
2025-01-18 14:38:49 -06:00
2025-02-07 12:43:58 +01:00
2024-11-15 00:32:29 +11:00
2025-02-06 11:33:51 +00:00
2025-02-14 15:17:34 +01:00