Files
linux/drivers/gpu/drm
Danijel Slivka afbf7955ff drm/amdgpu: clear RB_OVERFLOW bit when enabling interrupts
Why:
Setting IH_RB_WPTR register to 0 will not clear the RB_OVERFLOW bit
if RB_ENABLE is not set.

How to fix:
Set WPTR_OVERFLOW_CLEAR bit after RB_ENABLE bit is set.
The RB_ENABLE bit is required to be set, together with
WPTR_OVERFLOW_ENABLE bit so that setting WPTR_OVERFLOW_CLEAR bit
would clear the RB_OVERFLOW.

Signed-off-by: Danijel Slivka <danijel.slivka@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2024-06-27 17:30:27 -04:00
..
2023-11-27 13:56:32 -06:00
2024-05-02 11:33:16 +02:00
2024-06-17 08:02:48 -03:00
2024-05-02 11:33:17 +02:00
2024-05-27 11:08:31 +02:00
2024-05-02 11:33:18 +02:00
2024-06-18 10:06:35 +02:00
2024-05-02 11:33:22 +02:00
2024-06-19 11:38:31 +03:00
2024-04-25 20:55:49 -07:00
2024-06-17 10:38:18 +03:00
2024-05-08 15:31:58 +03:00
2024-06-10 14:05:10 +02:00
2024-06-06 14:46:15 -04:00
2024-02-26 11:41:07 +01:00
2024-06-18 17:18:56 +02:00