Files
linux/drivers
Daniel Vetter 5d536e2858 drm/i915: dvo needs a P2 divisor of 4
Section 1.5.4, "DPLL A Control Register" from Bspec about bit 23
"FPA0/A1 P2 Clock Divide":

0 = Divide by 2
1 = Divide by 4. This bit must be set in DVO non-gang mode

So copy the current limits (which should be good for i8xx) and create
a new set for dvo encoders.

Reviewed-by: Chris Wilson <chris@chris-wilson.oc.uk>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-07-08 22:04:38 +02:00
..
2013-05-17 14:31:05 -04:00
2013-04-26 22:30:25 +02:00
2013-07-08 22:04:38 +02:00
2013-05-20 13:38:14 -07:00
2013-05-15 10:58:22 -07:00
2013-06-13 22:12:14 +01:00
2013-06-05 08:54:16 -06:00
2013-06-11 02:46:21 -07:00
2013-06-27 20:40:44 +10:00