mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-08-30 11:03:07 -04:00
bpf: Track upper 32-bit register halves' liveness in compute_live_registers()
Extend compute_live_registers() to track upper and lower register halves' liveness separately. This is mostly straightforward: - use/def masks are extended to track 2 bits per register; - compute_insn_live_regs() is updated to properly track these 2 bits according to the instruction semantics. Signed-off-by: Eduard Zingerman <eddyz87@gmail.com> Signed-off-by: Daniel Borkmann <daniel@iogearbox.net> Acked-by: Daniel Borkmann <daniel@iogearbox.net> Link: https://lore.kernel.org/bpf/20260807-static-zext-v4-4-b6c270013c77@gmail.com
This commit is contained in:
committed by
Daniel Borkmann
parent
05b71078f3
commit
ef1ddbfcfa
@@ -2047,29 +2047,38 @@ int bpf_compute_subprog_arg_access(struct bpf_verifier_env *env)
|
||||
|
||||
/* Each field is a register bitmask */
|
||||
struct insn_live_regs {
|
||||
u16 use; /* registers read by instruction */
|
||||
u16 def; /* registers written by instruction */
|
||||
u16 in; /* registers that may be alive before instruction */
|
||||
u16 out; /* registers that may be alive after instruction */
|
||||
u32 use; /* registers read by instruction */
|
||||
u32 def; /* registers written by instruction */
|
||||
u32 in; /* registers that may be alive before instruction */
|
||||
u32 out; /* registers that may be alive after instruction */
|
||||
};
|
||||
|
||||
/* Bitmask with 1s for all caller saved registers */
|
||||
#define ALL_CALLER_SAVED_REGS ((1u << CALLER_SAVED_REGS) - 1)
|
||||
|
||||
static inline u32 reg32_mask(u32 n) { return BIT(n); }
|
||||
static inline u32 reg64_mask(u32 n) { return BIT(n) | BIT(n + 16); }
|
||||
static inline u32 mask_widen(u32 m) { return m | (m << 16); }
|
||||
static inline u16 mask_lo(u32 m) { return (u16)m; }
|
||||
static inline u16 mask_hi(u32 m) { return (u16)(m >> 16); }
|
||||
|
||||
/* Compute info->{use,def} fields for the instruction */
|
||||
static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
struct bpf_insn *insn,
|
||||
struct insn_live_regs *info)
|
||||
{
|
||||
struct bpf_call_summary cs;
|
||||
u8 class = BPF_CLASS(insn->code);
|
||||
u8 code = BPF_OP(insn->code);
|
||||
u8 mode = BPF_MODE(insn->code);
|
||||
u16 src = BIT(insn->src_reg);
|
||||
u16 dst = BIT(insn->dst_reg);
|
||||
u16 r0 = BIT(0);
|
||||
u16 def = 0;
|
||||
u16 use = 0xffff;
|
||||
const u8 class = BPF_CLASS(insn->code);
|
||||
const u8 code = BPF_OP(insn->code);
|
||||
const u8 mode = BPF_MODE(insn->code);
|
||||
const u8 size = BPF_SIZE(insn->code);
|
||||
const u32 src = reg64_mask(insn->src_reg);
|
||||
const u32 dst = reg64_mask(insn->dst_reg);
|
||||
const u32 src32 = mask_lo(src);
|
||||
const u32 dst32 = mask_lo(dst);
|
||||
const u32 r0 = reg64_mask(0);
|
||||
u32 def = 0;
|
||||
u32 use = U32_MAX;
|
||||
|
||||
switch (class) {
|
||||
case BPF_LD:
|
||||
@@ -2080,8 +2089,8 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
use = 0;
|
||||
}
|
||||
break;
|
||||
case BPF_LD | BPF_ABS:
|
||||
case BPF_LD | BPF_IND:
|
||||
case BPF_ABS:
|
||||
case BPF_IND:
|
||||
/* stick with defaults */
|
||||
break;
|
||||
}
|
||||
@@ -2089,7 +2098,15 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
case BPF_LDX:
|
||||
switch (mode) {
|
||||
case BPF_MEM:
|
||||
/* a narrow load still redefines the whole register */
|
||||
def = dst;
|
||||
use = src;
|
||||
break;
|
||||
case BPF_MEMSX:
|
||||
/*
|
||||
* sign extension defines the whole register;
|
||||
* src holds a pointer, hence is used as 64-bit.
|
||||
*/
|
||||
def = dst;
|
||||
use = src;
|
||||
break;
|
||||
@@ -2107,12 +2124,19 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
switch (mode) {
|
||||
case BPF_MEM:
|
||||
def = 0;
|
||||
use = dst | src;
|
||||
use = dst | (size == BPF_DW ? src : src32);
|
||||
break;
|
||||
case BPF_ATOMIC:
|
||||
case BPF_ATOMIC: {
|
||||
/*
|
||||
* dst holds a pointer and is always used as 64-bit;
|
||||
* the value operand and r0 are read as 32-bit for BPF_W atomics.
|
||||
*/
|
||||
u32 srcv = size == BPF_DW ? src : src32;
|
||||
u32 r0v = size == BPF_DW ? r0 : mask_lo(r0);
|
||||
|
||||
switch (insn->imm) {
|
||||
case BPF_CMPXCHG:
|
||||
use = r0 | dst | src;
|
||||
use = r0v | dst | srcv;
|
||||
def = r0;
|
||||
break;
|
||||
case BPF_LOAD_ACQ:
|
||||
@@ -2121,10 +2145,10 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
break;
|
||||
case BPF_STORE_REL:
|
||||
def = 0;
|
||||
use = dst | src;
|
||||
use = dst | srcv;
|
||||
break;
|
||||
default:
|
||||
use = dst | src;
|
||||
use = dst | srcv;
|
||||
if (insn->imm & BPF_FETCH)
|
||||
def = src;
|
||||
else
|
||||
@@ -2132,6 +2156,7 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
}
|
||||
break;
|
||||
}
|
||||
}
|
||||
break;
|
||||
case BPF_ALU:
|
||||
case BPF_ALU64:
|
||||
@@ -2145,14 +2170,14 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
if (BPF_SRC(insn->code) == BPF_K)
|
||||
use = 0;
|
||||
else
|
||||
use = src;
|
||||
use = class == BPF_ALU64 ? src : src32;
|
||||
break;
|
||||
default:
|
||||
def = dst;
|
||||
if (BPF_SRC(insn->code) == BPF_K)
|
||||
use = dst;
|
||||
use = class == BPF_ALU64 ? dst : dst32;
|
||||
else
|
||||
use = dst | src;
|
||||
use = class == BPF_ALU64 ? (dst | src) : (dst32 | src32);
|
||||
}
|
||||
break;
|
||||
case BPF_JMP:
|
||||
@@ -2178,13 +2203,14 @@ static void compute_insn_live_regs(struct bpf_verifier_env *env,
|
||||
use = def & ~BIT(BPF_REG_0);
|
||||
if (bpf_get_call_summary(env, insn, &cs))
|
||||
use = GENMASK(min_t(u8, cs.num_params, MAX_BPF_FUNC_REG_ARGS), 1);
|
||||
def = mask_widen(def);
|
||||
use = mask_widen(use);
|
||||
break;
|
||||
default:
|
||||
def = 0;
|
||||
if (BPF_SRC(insn->code) == BPF_K)
|
||||
use = dst;
|
||||
else
|
||||
use = dst | src;
|
||||
use = class == BPF_JMP ? dst : dst32;
|
||||
if (BPF_SRC(insn->code) == BPF_X)
|
||||
use |= class == BPF_JMP ? src : src32;
|
||||
}
|
||||
break;
|
||||
}
|
||||
@@ -2249,8 +2275,8 @@ int bpf_compute_live_registers(struct bpf_verifier_env *env)
|
||||
int insn_idx = env->cfg.insn_postorder[i];
|
||||
struct insn_live_regs *live = &state[insn_idx];
|
||||
struct bpf_iarray *succ;
|
||||
u16 new_out = 0;
|
||||
u16 new_in = 0;
|
||||
u32 new_out = 0;
|
||||
u32 new_in = 0;
|
||||
|
||||
succ = bpf_insn_successors(env, insn_idx);
|
||||
for (int s = 0; s < succ->cnt; ++s)
|
||||
@@ -2264,8 +2290,11 @@ int bpf_compute_live_registers(struct bpf_verifier_env *env)
|
||||
}
|
||||
}
|
||||
|
||||
for (i = 0; i < insn_cnt; ++i)
|
||||
insn_aux[i].live_regs_before = state[i].in;
|
||||
for (i = 0; i < insn_cnt; ++i) {
|
||||
u32 in = state[i].in;
|
||||
|
||||
insn_aux[i].live_regs_before = mask_lo(in) | mask_hi(in);
|
||||
}
|
||||
|
||||
if (env->log.level & BPF_LOG_LEVEL2) {
|
||||
verbose(env, "Live regs before insn:\n");
|
||||
|
||||
@@ -16727,7 +16727,6 @@ bool bpf_get_call_summary(struct bpf_verifier_env *env, struct bpf_insn *call,
|
||||
int i;
|
||||
|
||||
if (bpf_helper_call(call)) {
|
||||
|
||||
if (bpf_get_helper_proto(env, call->imm, &fn) < 0)
|
||||
/* error would be reported later */
|
||||
return false;
|
||||
|
||||
Reference in New Issue
Block a user