mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-10 05:39:42 -04:00
ARM: dts: meson8: add power domain controller
The Meson8 SoCs have a power domain controller which can turn on/off various register areas (such as: Ethernet, VPU, etc.). Add the main "pwrc" controller and configure the Ethernet power domain. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com> Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Link: https://lore.kernel.org/r/20200620161010.23171-2-martin.blumenstingl@googlemail.com
This commit is contained in:
committed by
Kevin Hilman
parent
b3a9e3b962
commit
aecc72b14d
@@ -6,6 +6,7 @@
|
||||
#include <dt-bindings/clock/meson8-ddr-clkc.h>
|
||||
#include <dt-bindings/clock/meson8b-clkc.h>
|
||||
#include <dt-bindings/gpio/meson8-gpio.h>
|
||||
#include <dt-bindings/power/meson8-power.h>
|
||||
#include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h>
|
||||
#include <dt-bindings/reset/amlogic,meson8b-reset.h>
|
||||
#include "meson.dtsi"
|
||||
@@ -454,6 +455,8 @@ temperature_calib: calib@1f4 {
|
||||
ðmac {
|
||||
clocks = <&clkc CLKID_ETH>;
|
||||
clock-names = "stmmaceth";
|
||||
|
||||
power-domains = <&pwrc PWRC_MESON8_ETHERNET_MEM_ID>;
|
||||
};
|
||||
|
||||
&gpio_intc {
|
||||
@@ -469,6 +472,16 @@ clkc: clock-controller {
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
};
|
||||
|
||||
pwrc: power-controller {
|
||||
compatible = "amlogic,meson8-pwrc";
|
||||
#power-domain-cells = <1>;
|
||||
amlogic,ao-sysctrl = <&pmu>;
|
||||
clocks = <&clkc CLKID_VPU>;
|
||||
clock-names = "vpu";
|
||||
assigned-clocks = <&clkc CLKID_VPU>;
|
||||
assigned-clock-rates = <364285714>;
|
||||
};
|
||||
};
|
||||
|
||||
&hwrng {
|
||||
|
||||
Reference in New Issue
Block a user