mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-07 20:58:14 -04:00
drm/amd/display: Always enable HPO for DCN4 dGPU
[WHY && HOW] Some DP EDID CTS tests fail due to HPO disable, and we should keep it enable on DCN4 dGPU. Reviewed-by: Wenjing Liu <wenjing.liu@amd.com> Cc: Mario Limonciello <mario.limonciello@amd.com> Cc: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org Signed-off-by: Alex Hung <alex.hung@amd.com> Signed-off-by: Leo (Hanghong) Ma <hanghong.ma@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
committed by
Alex Deucher
parent
2ffa97c50a
commit
a4758aa3d1
@@ -408,6 +408,8 @@ void dcn401_init_hw(struct dc *dc)
|
||||
REG_UPDATE(DCFCLK_CNTL, DCFCLK_GATE_DIS, 0);
|
||||
}
|
||||
|
||||
dcn401_setup_hpo_hw_control(hws, true);
|
||||
|
||||
if (!dcb->funcs->is_accelerated_mode(dcb) && dc->res_pool->hubbub->funcs->init_watermarks)
|
||||
dc->res_pool->hubbub->funcs->init_watermarks(dc->res_pool->hubbub);
|
||||
|
||||
|
||||
@@ -137,7 +137,6 @@ static const struct hwseq_private_funcs dcn401_private_funcs = {
|
||||
.program_mall_pipe_config = dcn32_program_mall_pipe_config,
|
||||
.update_force_pstate = dcn32_update_force_pstate,
|
||||
.update_mall_sel = dcn32_update_mall_sel,
|
||||
.setup_hpo_hw_control = dcn401_setup_hpo_hw_control,
|
||||
.calculate_dccg_k1_k2_values = NULL,
|
||||
.apply_single_controller_ctx_to_hw = dce110_apply_single_controller_ctx_to_hw,
|
||||
.reset_back_end_for_pipe = dcn20_reset_back_end_for_pipe,
|
||||
|
||||
Reference in New Issue
Block a user