mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-05-09 13:43:21 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: imx8ulp-evk: Add bt-sco sound card support

Browse Source 
Add bt-sco sound card, which is used by BT HFP case.
It supports wb profile as default

Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Shengjiu Wang
2024-10-22 13:29:18 +08:00
committed by Shawn Guo
parent 28879c0c09
commit 9fc7610930
1 changed files with 43 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
View File

@@ -11,6 +11,11 @@ / {
model = "NXP i.MX8ULP EVK";
compatible = "fsl,imx8ulp-evk", "fsl,imx8ulp";
bt_sco_codec: bt-sco-codec {
#sound-dai-cells = <1>;
compatible = "linux,bt-sco";
};
chosen {
stdout-path = &lpuart5;
};
@@ -83,6 +88,25 @@ clock_ext_ts: clock-ext-ts {
clock-output-names = "ext_ts_clk";
#clock-cells = <0>;
};
sound-bt-sco {
compatible = "simple-audio-card";
simple-audio-card,name = "bt-sco-audio";
simple-audio-card,format = "dsp_a";
simple-audio-card,bitclock-inversion;
simple-audio-card,frame-master = <&btcpu>;
simple-audio-card,bitclock-master = <&btcpu>;
btcpu: simple-audio-card,cpu {
sound-dai = <&sai5>;
dai-tdm-slot-num = <2>;
dai-tdm-slot-width = <16>;
};
simple-audio-card,codec {
sound-dai = <&bt_sco_codec 1>;
};
};
};
&cm33 {
@@ -153,6 +177,16 @@ ptn5150_2: typec@3d {
};
};
&sai5 {
pinctrl-names = "default", "sleep";
pinctrl-0 = <&pinctrl_sai5>;
pinctrl-1 = <&pinctrl_sai5>;
assigned-clocks = <&cgc1 IMX8ULP_CLK_SAI5_SEL>;
assigned-clock-parents = <&cgc1 IMX8ULP_CLK_SPLL3_PFD1_DIV1>;
fsl,dataline = <1 0x08 0x01>;
status = "okay";
};
&usbotg1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb1>;
@@ -282,6 +316,15 @@ MX8ULP_PAD_PTE13__LPI2C7_SDA 0x20
>;
};
pinctrl_sai5: sai5grp {
fsl,pins = <
MX8ULP_PAD_PTF26__I2S5_TX_BCLK 0x43
MX8ULP_PAD_PTF27__I2S5_TX_FS 0x43
MX8ULP_PAD_PTF28__I2S5_TXD0 0x43
MX8ULP_PAD_PTF24__I2S5_RXD3 0x43
>;
};
pinctrl_typec1: typec1grp {
fsl,pins = <
MX8ULP_PAD_PTF3__PTF3 0x3