mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-08-30 14:33:24 -04:00
Code Issues Packages Projects Releases Wiki Activity

RISC-V: hwprobe: Use BIT macro to avoid warnings

Browse Source 
In uapi/asm/hwprobe.h file, (1 << N) is used to define the bit field
which causes checkpatch to warn. Use _BITUL(N) and _BITULL(N) to avoid
these warnings.

Signed-off-by: Jesse Taube <jtaubepe@redhat.com>
Link: https://patch.msgid.link/20260805153346.1036988-1-jtaubepe@redhat.com
[pjw@kernel.org: updated to apply and to cover new extensions]
Signed-off-by: Paul Walmsley <pjw@kernel.org>
This commit is contained in:
Jesse Taube
2026-08-07 19:24:34 -06:00
committed by Paul Walmsley
parent 42cd1e1fc8
commit 8da45c93df
1 changed files with 79 additions and 78 deletions
Download Patch File Download Diff File Expand all files Collapse all files

157
arch/riscv/include/uapi/asm/hwprobe.h
View File

@@ -7,6 +7,7 @@
#define _UAPI_ASM_HWPROBE_H
#include <linux/types.h>
#include <linux/const.h>
/*
* Interface for probing hardware capabilities from userspace, see
@@ -21,80 +22,80 @@ struct riscv_hwprobe {
#define RISCV_HWPROBE_KEY_MARCHID 1
#define RISCV_HWPROBE_KEY_MIMPID 2
#define RISCV_HWPROBE_KEY_BASE_BEHAVIOR 3
#define RISCV_HWPROBE_BASE_BEHAVIOR_IMA (1 << 0)
#define RISCV_HWPROBE_BASE_BEHAVIOR_IMA _BITULL(0)
#define RISCV_HWPROBE_KEY_IMA_EXT_0 4
#define RISCV_HWPROBE_IMA_FD (1 << 0)
#define RISCV_HWPROBE_IMA_C (1 << 1)
#define RISCV_HWPROBE_IMA_V (1 << 2)
#define RISCV_HWPROBE_EXT_ZBA (1 << 3)
#define RISCV_HWPROBE_EXT_ZBB (1 << 4)
#define RISCV_HWPROBE_EXT_ZBS (1 << 5)
#define RISCV_HWPROBE_EXT_ZICBOZ (1 << 6)
#define RISCV_HWPROBE_EXT_ZBC (1 << 7)
#define RISCV_HWPROBE_EXT_ZBKB (1 << 8)
#define RISCV_HWPROBE_EXT_ZBKC (1 << 9)
#define RISCV_HWPROBE_EXT_ZBKX (1 << 10)
#define RISCV_HWPROBE_EXT_ZKND (1 << 11)
#define RISCV_HWPROBE_EXT_ZKNE (1 << 12)
#define RISCV_HWPROBE_EXT_ZKNH (1 << 13)
#define RISCV_HWPROBE_EXT_ZKSED (1 << 14)
#define RISCV_HWPROBE_EXT_ZKSH (1 << 15)
#define RISCV_HWPROBE_EXT_ZKT (1 << 16)
#define RISCV_HWPROBE_EXT_ZVBB (1 << 17)
#define RISCV_HWPROBE_EXT_ZVBC (1 << 18)
#define RISCV_HWPROBE_EXT_ZVKB (1 << 19)
#define RISCV_HWPROBE_EXT_ZVKG (1 << 20)
#define RISCV_HWPROBE_EXT_ZVKNED (1 << 21)
#define RISCV_HWPROBE_EXT_ZVKNHA (1 << 22)
#define RISCV_HWPROBE_EXT_ZVKNHB (1 << 23)
#define RISCV_HWPROBE_EXT_ZVKSED (1 << 24)
#define RISCV_HWPROBE_EXT_ZVKSH (1 << 25)
#define RISCV_HWPROBE_EXT_ZVKT (1 << 26)
#define RISCV_HWPROBE_EXT_ZFH (1 << 27)
#define RISCV_HWPROBE_EXT_ZFHMIN (1 << 28)
#define RISCV_HWPROBE_EXT_ZIHINTNTL (1 << 29)
#define RISCV_HWPROBE_EXT_ZVFH (1 << 30)
#define RISCV_HWPROBE_EXT_ZVFHMIN (1ULL << 31)
#define RISCV_HWPROBE_EXT_ZFA (1ULL << 32)
#define RISCV_HWPROBE_EXT_ZTSO (1ULL << 33)
#define RISCV_HWPROBE_EXT_ZACAS (1ULL << 34)
#define RISCV_HWPROBE_EXT_ZICOND (1ULL << 35)
#define RISCV_HWPROBE_EXT_ZIHINTPAUSE (1ULL << 36)
#define RISCV_HWPROBE_EXT_ZVE32X (1ULL << 37)
#define RISCV_HWPROBE_EXT_ZVE32F (1ULL << 38)
#define RISCV_HWPROBE_EXT_ZVE64X (1ULL << 39)
#define RISCV_HWPROBE_EXT_ZVE64F (1ULL << 40)
#define RISCV_HWPROBE_EXT_ZVE64D (1ULL << 41)
#define RISCV_HWPROBE_EXT_ZIMOP (1ULL << 42)
#define RISCV_HWPROBE_EXT_ZCA (1ULL << 43)
#define RISCV_HWPROBE_EXT_ZCB (1ULL << 44)
#define RISCV_HWPROBE_EXT_ZCD (1ULL << 45)
#define RISCV_HWPROBE_EXT_ZCF (1ULL << 46)
#define RISCV_HWPROBE_EXT_ZCMOP (1ULL << 47)
#define RISCV_HWPROBE_EXT_ZAWRS (1ULL << 48)
#define RISCV_HWPROBE_EXT_SUPM (1ULL << 49)
#define RISCV_HWPROBE_EXT_ZICNTR (1ULL << 50)
#define RISCV_HWPROBE_EXT_ZIHPM (1ULL << 51)
#define RISCV_HWPROBE_EXT_ZFBFMIN (1ULL << 52)
#define RISCV_HWPROBE_EXT_ZVFBFMIN (1ULL << 53)
#define RISCV_HWPROBE_EXT_ZVFBFWMA (1ULL << 54)
#define RISCV_HWPROBE_EXT_ZICBOM (1ULL << 55)
#define RISCV_HWPROBE_EXT_ZAAMO (1ULL << 56)
#define RISCV_HWPROBE_EXT_ZALRSC (1ULL << 57)
#define RISCV_HWPROBE_EXT_ZABHA (1ULL << 58)
#define RISCV_HWPROBE_EXT_ZALASR (1ULL << 59)
#define RISCV_HWPROBE_EXT_ZICBOP (1ULL << 60)
#define RISCV_HWPROBE_EXT_ZILSD (1ULL << 61)
#define RISCV_HWPROBE_EXT_ZCLSD (1ULL << 62)
#define RISCV_HWPROBE_EXT_ZICFILP (1ULL << 63)
#define RISCV_HWPROBE_IMA_FD _BITULL(0)
#define RISCV_HWPROBE_IMA_C _BITULL(1)
#define RISCV_HWPROBE_IMA_V _BITULL(2)
#define RISCV_HWPROBE_EXT_ZBA _BITULL(3)
#define RISCV_HWPROBE_EXT_ZBB _BITULL(4)
#define RISCV_HWPROBE_EXT_ZBS _BITULL(5)
#define RISCV_HWPROBE_EXT_ZICBOZ _BITULL(6)
#define RISCV_HWPROBE_EXT_ZBC _BITULL(7)
#define RISCV_HWPROBE_EXT_ZBKB _BITULL(8)
#define RISCV_HWPROBE_EXT_ZBKC _BITULL(9)
#define RISCV_HWPROBE_EXT_ZBKX _BITULL(10)
#define RISCV_HWPROBE_EXT_ZKND _BITULL(11)
#define RISCV_HWPROBE_EXT_ZKNE _BITULL(12)
#define RISCV_HWPROBE_EXT_ZKNH _BITULL(13)
#define RISCV_HWPROBE_EXT_ZKSED _BITULL(14)
#define RISCV_HWPROBE_EXT_ZKSH _BITULL(15)
#define RISCV_HWPROBE_EXT_ZKT _BITULL(16)
#define RISCV_HWPROBE_EXT_ZVBB _BITULL(17)
#define RISCV_HWPROBE_EXT_ZVBC _BITULL(18)
#define RISCV_HWPROBE_EXT_ZVKB _BITULL(19)
#define RISCV_HWPROBE_EXT_ZVKG _BITULL(20)
#define RISCV_HWPROBE_EXT_ZVKNED _BITULL(21)
#define RISCV_HWPROBE_EXT_ZVKNHA _BITULL(22)
#define RISCV_HWPROBE_EXT_ZVKNHB _BITULL(23)
#define RISCV_HWPROBE_EXT_ZVKSED _BITULL(24)
#define RISCV_HWPROBE_EXT_ZVKSH _BITULL(25)
#define RISCV_HWPROBE_EXT_ZVKT _BITULL(26)
#define RISCV_HWPROBE_EXT_ZFH _BITULL(27)
#define RISCV_HWPROBE_EXT_ZFHMIN _BITULL(28)
#define RISCV_HWPROBE_EXT_ZIHINTNTL _BITULL(29)
#define RISCV_HWPROBE_EXT_ZVFH _BITULL(30)
#define RISCV_HWPROBE_EXT_ZVFHMIN _BITULL(31)
#define RISCV_HWPROBE_EXT_ZFA _BITULL(32)
#define RISCV_HWPROBE_EXT_ZTSO _BITULL(33)
#define RISCV_HWPROBE_EXT_ZACAS _BITULL(34)
#define RISCV_HWPROBE_EXT_ZICOND _BITULL(35)
#define RISCV_HWPROBE_EXT_ZIHINTPAUSE _BITULL(36)
#define RISCV_HWPROBE_EXT_ZVE32X _BITULL(37)
#define RISCV_HWPROBE_EXT_ZVE32F _BITULL(38)
#define RISCV_HWPROBE_EXT_ZVE64X _BITULL(39)
#define RISCV_HWPROBE_EXT_ZVE64F _BITULL(40)
#define RISCV_HWPROBE_EXT_ZVE64D _BITULL(41)
#define RISCV_HWPROBE_EXT_ZIMOP _BITULL(42)
#define RISCV_HWPROBE_EXT_ZCA _BITULL(43)
#define RISCV_HWPROBE_EXT_ZCB _BITULL(44)
#define RISCV_HWPROBE_EXT_ZCD _BITULL(45)
#define RISCV_HWPROBE_EXT_ZCF _BITULL(46)
#define RISCV_HWPROBE_EXT_ZCMOP _BITULL(47)
#define RISCV_HWPROBE_EXT_ZAWRS _BITULL(48)
#define RISCV_HWPROBE_EXT_SUPM _BITULL(49)
#define RISCV_HWPROBE_EXT_ZICNTR _BITULL(50)
#define RISCV_HWPROBE_EXT_ZIHPM _BITULL(51)
#define RISCV_HWPROBE_EXT_ZFBFMIN _BITULL(52)
#define RISCV_HWPROBE_EXT_ZVFBFMIN _BITULL(53)
#define RISCV_HWPROBE_EXT_ZVFBFWMA _BITULL(54)
#define RISCV_HWPROBE_EXT_ZICBOM _BITULL(55)
#define RISCV_HWPROBE_EXT_ZAAMO _BITULL(56)
#define RISCV_HWPROBE_EXT_ZALRSC _BITULL(57)
#define RISCV_HWPROBE_EXT_ZABHA _BITULL(58)
#define RISCV_HWPROBE_EXT_ZALASR _BITULL(59)
#define RISCV_HWPROBE_EXT_ZICBOP _BITULL(60)
#define RISCV_HWPROBE_EXT_ZILSD _BITULL(61)
#define RISCV_HWPROBE_EXT_ZCLSD _BITULL(62)
#define RISCV_HWPROBE_EXT_ZICFILP _BITULL(63)
#define RISCV_HWPROBE_KEY_CPUPERF_0 5
#define RISCV_HWPROBE_MISALIGNED_UNKNOWN (0 << 0)
#define RISCV_HWPROBE_MISALIGNED_EMULATED (1 << 0)
#define RISCV_HWPROBE_MISALIGNED_SLOW (2 << 0)
#define RISCV_HWPROBE_MISALIGNED_FAST (3 << 0)
#define RISCV_HWPROBE_MISALIGNED_UNSUPPORTED (4 << 0)
#define RISCV_HWPROBE_MISALIGNED_MASK (7 << 0)
#define RISCV_HWPROBE_MISALIGNED_UNKNOWN 0
#define RISCV_HWPROBE_MISALIGNED_EMULATED 1
#define RISCV_HWPROBE_MISALIGNED_SLOW 2
#define RISCV_HWPROBE_MISALIGNED_FAST 3
#define RISCV_HWPROBE_MISALIGNED_UNSUPPORTED 4
#define RISCV_HWPROBE_MISALIGNED_MASK 7
#define RISCV_HWPROBE_KEY_ZICBOZ_BLOCK_SIZE 6
#define RISCV_HWPROBE_KEY_HIGHEST_VIRT_ADDRESS 7
#define RISCV_HWPROBE_KEY_TIME_CSR_FREQ 8
@@ -115,16 +116,16 @@ struct riscv_hwprobe {
#define RISCV_HWPROBE_KEY_VENDOR_EXT_MIPS_0 14
#define RISCV_HWPROBE_KEY_ZICBOP_BLOCK_SIZE 15
#define RISCV_HWPROBE_KEY_IMA_EXT_1 16
#define RISCV_HWPROBE_EXT_ZICFISS (1ULL << 0)
#define RISCV_HWPROBE_EXT_ZICCLSM (1ULL << 1)
#define RISCV_HWPROBE_EXT_ZICCAMOA (1ULL << 2)
#define RISCV_HWPROBE_EXT_ZICCIF (1ULL << 3)
#define RISCV_HWPROBE_EXT_ZICCRSE (1ULL << 4)
#define RISCV_HWPROBE_EXT_ZA64RS (1ULL << 5)
#define RISCV_HWPROBE_EXT_ZICFISS _BITULL(0)
#define RISCV_HWPROBE_EXT_ZICCLSM _BITULL(1)
#define RISCV_HWPROBE_EXT_ZICCAMOA _BITULL(2)
#define RISCV_HWPROBE_EXT_ZICCIF _BITULL(3)
#define RISCV_HWPROBE_EXT_ZICCRSE _BITULL(4)
#define RISCV_HWPROBE_EXT_ZA64RS _BITULL(5)
/* Increase RISCV_HWPROBE_MAX_KEY when adding items. */
/* Flags */
#define RISCV_HWPROBE_WHICH_CPUS (1 << 0)
#define RISCV_HWPROBE_WHICH_CPUS _BITUL(0)
#endif