mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-05-08 14:02:37 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: qcom: sc8280xp: Add PCIe IOMMU

Browse Source 
sc8280xp has an SMMUv3 connected to PCIe which is normally controlled by
QHEE and is thus transparent to the OS. However if we boot Linux in EL2,
without QHEE, we need to manage this IOMMU ourselves. To make that
easier, and since the hardware actually exists, just not "usually"
managed by Linux, describe it in the dts as "reserved".

Signed-off-by: Nikita Travkin <nikita@trvn.ru>
Link: https://lore.kernel.org/r/20250503-sc-el2-overlays-v2-2-24e9b4572e15@trvn.ru
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Nikita Travkin
2025-05-03 15:39:29 +05:00
committed by Bjorn Andersson
parent 0d95f64be4
commit 8a40113500
1 changed files with 14 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
arch/arm64/boot/dts/qcom/sc8280xp.dtsi
View File

@@ -4927,6 +4927,20 @@ rx-pins {
};
};
pcie_smmu: iommu@14f80000 {
compatible = "arm,smmu-v3";
reg = <0 0x14f80000 0 0x80000>;
#iommu-cells = <1>;
interrupts = <GIC_SPI 951 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 955 IRQ_TYPE_EDGE_RISING>,
<GIC_SPI 953 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "eventq",
"gerror",
"cmdq-sync";
dma-coherent;
status = "reserved"; /* Controlled by QHEE. */
};
apps_smmu: iommu@15000000 {
compatible = "qcom,sc8280xp-smmu-500", "arm,mmu-500";
reg = <0 0x15000000 0 0x100000>;