mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-09-10 20:29:56 -04:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: clock: qcom: Add Maili global clock controller

Browse Source 
Add device tree bindings for the global clock controller (GCC) on
the Qualcomm Maili SoC by extending the existing Qualcomm Hawi GCC
bindings, since the Maili GCC is identical to the Hawi GCC apart
from a few additional clocks.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260730-maili_initial_clock-v4-3-ed52ade264f0@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Taniya Das
2026-07-30 23:24:36 +05:30
committed by Bjorn Andersson
parent 2f4a1d2ed5
commit 86ea9de5fa
2 changed files with 29 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
Documentation/devicetree/bindings/clock/qcom,hawi-gcc.yaml
View File

@@ -8,16 +8,21 @@ title: Qualcomm Global Clock & Reset Controller on Hawi
maintainers:
- Vivek Aknurwar <vivek.aknurwar@oss.qualcomm.com>
- Taniya Das <taniya.das@oss.qualcomm.com>
description: |
Qualcomm global clock control module provides the clocks, resets and power
domains on Hawi.
domains on Hawi and Maili.
See also: include/dt-bindings/clock/qcom,hawi-gcc.h
See also:
include/dt-bindings/clock/qcom,hawi-gcc.h
include/dt-bindings/clock/qcom,maili-gcc.h
properties:
compatible:
const: qcom,hawi-gcc
enum:
- qcom,hawi-gcc
- qcom,maili-gcc
clocks:
items:

21
include/dt-bindings/clock/qcom,maili-gcc.h Normal file
View File

@@ -0,0 +1,21 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_MAILI_H
#define _DT_BINDINGS_CLK_QCOM_GCC_MAILI_H
#include "qcom,hawi-gcc.h"
/* Maili has below additional clocks on top of Hawi */
#define GCC_QUPV3_WRAP5_CORE_2X_CLK 188
#define GCC_QUPV3_WRAP5_CORE_CLK 189
#define GCC_QUPV3_WRAP5_QSPI_REF_CLK 190
#define GCC_QUPV3_WRAP5_QSPI_REF_CLK_SRC 191
#define GCC_QUPV3_WRAP5_S0_CLK 192
#define GCC_QUPV3_WRAP5_S0_CLK_SRC 193
#define GCC_QUPV3_WRAP_5_M_AHB_CLK 194
#define GCC_QUPV3_WRAP_5_S_AHB_CLK 195
#endif