mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-10 11:40:19 -04:00
arm64: dts: renesas: r9a07g054: Add vspd node
Add vspd node to RZ/V2L SoC DTSI. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20230411100346.299768-5-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
committed by
Geert Uytterhoeven
parent
9af677e074
commit
79572c7f32
@@ -623,6 +623,20 @@ sbc: spi@10060000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
vspd: vsp@10870000 {
|
||||
compatible = "renesas,r9a07g054-vsp2",
|
||||
"renesas,r9a07g044-vsp2";
|
||||
reg = <0 0x10870000 0 0x10000>;
|
||||
interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&cpg CPG_MOD R9A07G054_LCDC_CLK_A>,
|
||||
<&cpg CPG_MOD R9A07G054_LCDC_CLK_P>,
|
||||
<&cpg CPG_MOD R9A07G054_LCDC_CLK_D>;
|
||||
clock-names = "aclk", "pclk", "vclk";
|
||||
power-domains = <&cpg>;
|
||||
resets = <&cpg R9A07G054_LCDC_RESET_N>;
|
||||
renesas,fcp = <&fcpvd>;
|
||||
};
|
||||
|
||||
fcpvd: fcp@10880000 {
|
||||
compatible = "renesas,r9a07g054-fcpvd",
|
||||
"renesas,fcpv";
|
||||
|
||||
Reference in New Issue
Block a user