mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-08-30 11:03:07 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: renesas: r8a779a0: Add VSPX instances

Browse Source 
Add device nodes for the VSPX instances on R-Car V3U.

Signed-off-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250109125433.2402045-3-niklas.soderlund+renesas@ragnatech.se
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Niklas Söderlund
2025-01-09 13:54:33 +01:00
committed by Geert Uytterhoeven
parent b18ac9a805
commit 70403ebcff
1 changed files with 44 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
arch/arm64/boot/dts/renesas/r8a779a0.dtsi
View File

@@ -2396,6 +2396,50 @@ vspd1: vsp@fea28000 {
renesas,fcp = <&fcpvd1>;
};
vspx0: vsp@fedd0000 {
compatible = "renesas,vsp2";
reg = <0 0xfedd0000 0 0x8000>;
interrupts = <GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 1028>;
power-domains = <&sysc R8A779A0_PD_A3ISP01>;
resets = <&cpg 1028>;
renesas,fcp = <&fcpvx0>;
};
vspx1: vsp@fedd8000 {
compatible = "renesas,vsp2";
reg = <0 0xfedd8000 0 0x8000>;
interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 1029>;
power-domains = <&sysc R8A779A0_PD_A3ISP01>;
resets = <&cpg 1029>;
renesas,fcp = <&fcpvx1>;
};
vspx2: vsp@fede0000 {
compatible = "renesas,vsp2";
reg = <0 0xfede0000 0 0x8000>;
interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 1030>;
power-domains = <&sysc R8A779A0_PD_A3ISP23>;
resets = <&cpg 1030>;
renesas,fcp = <&fcpvx2>;
};
vspx3: vsp@fede8000 {
compatible = "renesas,vsp2";
reg = <0 0xfede8000 0 0x8000>;
interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 1031>;
power-domains = <&sysc R8A779A0_PD_A3ISP23>;
resets = <&cpg 1031>;
renesas,fcp = <&fcpvx3>;
};
csi40: csi2@feaa0000 {
compatible = "renesas,r8a779a0-csi2";
reg = <0 0xfeaa0000 0 0x10000>;