mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-05-09 10:11:52 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: ls2080a-rdb: add phy nodes

Browse Source 
Define PHY nodes on the board.

Signed-off-by: Ioana Radulescu <ruxandra.radulescu@nxp.com>
Signed-off-by: Li Yang <leoyang.li@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Ioana Radulescu
2022-09-14 16:15:35 -05:00
committed by Shawn Guo
parent 61759b1146
commit 6f4ce5b8f3
1 changed files with 69 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

69
arch/arm64/boot/dts/freescale/fsl-ls2080a-rdb.dts
View File

@@ -14,6 +14,7 @@
#include "fsl-ls2080a.dtsi"
#include "fsl-ls208xa-rdb.dtsi"
#include <dt-bindings/interrupt-controller/arm-gic.h>
/ {
model = "Freescale Layerscape 2080a RDB Board";
@@ -23,3 +24,71 @@ chosen {
stdout-path = "serial1:115200n8";
};
};
&dpmac5 {
phy-handle = <&mdio2_phy1>;
phy-connection-type = "10gbase-r";
};
&dpmac6 {
phy-handle = <&mdio2_phy2>;
phy-connection-type = "10gbase-r";
};
&dpmac7 {
phy-handle = <&mdio2_phy3>;
phy-connection-type = "10gbase-r";
};
&dpmac8 {
phy-handle = <&mdio2_phy4>;
phy-connection-type = "10gbase-r";
};
&emdio1 {
status = "disabled";
/* CS4340 PHYs */
mdio1_phy1: emdio1-phy@10 {
reg = <0x10>;
};
mdio1_phy2: emdio1-phy@11 {
reg = <0x11>;
};
mdio1_phy3: emdio1-phy@12 {
reg = <0x12>;
};
mdio1_phy4: emdio1-phy@13 {
reg = <0x13>;
};
};
&emdio2 {
/* AQR405 PHYs */
mdio2_phy1: emdio2-phy@0 {
compatible = "ethernet-phy-ieee802.3-c45";
interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x0>;
};
mdio2_phy2: emdio2-phy@1 {
compatible = "ethernet-phy-ieee802.3-c45";
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x1>;
};
mdio2_phy3: emdio2-phy@2 {
compatible = "ethernet-phy-ieee802.3-c45";
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x2>;
};
mdio2_phy4: emdio2-phy@3 {
compatible = "ethernet-phy-ieee802.3-c45";
interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
reg = <0x3>;
};
};