mirrors/linux
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-05-03 17:04:50 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: renesas: r8a77990: Enable USB2.0 Host for Ebisu board

Browse Source 
This patch adds USB2.0 PHY and Host(EHCI/OHCI) nodes and
enables them for R-Car E3 Ebisu board.

Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
Yoshihiro Shimoda
2018-06-06 18:52:06 +09:00
committed by Simon Horman
parent 51933b1015
commit 6dd72b4d3d
2 changed files with 57 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
arch/arm64/boot/dts/renesas/r8a77990-ebisu.dts
View File

@@ -47,10 +47,18 @@ phy0: ethernet-phy@0 {
};
};
&ehci0 {
status = "okay";
};
&extal_clk {
clock-frequency = <48000000>;
};
&ohci0 {
status = "okay";
};
&pfc {
avb_pins: avb {
mux {
@@ -58,6 +66,11 @@ mux {
function = "avb";
};
};
usb0_pins: usb {
groups = "usb0_b";
function = "usb0";
};
};
&rwdt {
@@ -68,3 +81,10 @@ &rwdt {
&scif2 {
status = "okay";
};
&usb2_phy0 {
pinctrl-0 = <&usb0_pins>;
pinctrl-names = "default";
status = "okay";
};

37
arch/arm64/boot/dts/renesas/r8a77990.dtsi
View File

@@ -267,6 +267,43 @@ scif2: serial@e6e88000 {
status = "disabled";
};
ohci0: usb@ee080000 {
compatible = "generic-ohci";
reg = <0 0xee080000 0 0x100>;
interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 703>;
phys = <&usb2_phy0>;
phy-names = "usb";
power-domains = <&sysc 32>;
resets = <&cpg 703>;
status = "disabled";
};
ehci0: usb@ee080100 {
compatible = "generic-ehci";
reg = <0 0xee080100 0 0x100>;
interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 703>;
phys = <&usb2_phy0>;
phy-names = "usb";
companion = <&ohci0>;
power-domains = <&sysc 32>;
resets = <&cpg 703>;
status = "disabled";
};
usb2_phy0: usb-phy@ee080200 {
compatible = "renesas,usb2-phy-r8a77990",
"renesas,rcar-gen3-usb2-phy";
reg = <0 0xee080200 0 0x700>;
interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 703>;
power-domains = <&sysc 32>;
resets = <&cpg 703>;
#phy-cells = <0>;
status = "disabled";
};
gic: interrupt-controller@f1010000 {
compatible = "arm,gic-400";
#interrupt-cells = <3>;