mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-12-27 10:01:39 -05:00
drm/amd/display: Fix scratch registers offsets for DCN35
[Why] Different platforms use differnet NBIO header files, causing display code to use differnt offset and read wrong accelerated status. [How] - Unified NBIO offset header file across platform. - Correct scratch registers offsets to proper locations. Closes: https://gitlab.freedesktop.org/drm/amd/-/issues/4667 Cc: Mario Limonciello <mario.limonciello@amd.com> Cc: Alex Deucher <alexander.deucher@amd.com> Reviewed-by: Mario Limonciello <mario.limonciello@amd.com> Signed-off-by: Ray Wu <ray.wu@amd.com> Signed-off-by: Chenyu Chen <chen-yu.chen@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> (cherry picked from commit 49a63bc8eda0304ba307f5ba68305f936174f72d) Cc: stable@vger.kernel.org
This commit is contained in:
@@ -203,12 +203,12 @@ enum dcn35_clk_src_array_id {
|
||||
NBIO_BASE_INNER(seg)
|
||||
|
||||
#define NBIO_SR(reg_name)\
|
||||
REG_STRUCT.reg_name = NBIO_BASE(regBIF_BX2_ ## reg_name ## _BASE_IDX) + \
|
||||
regBIF_BX2_ ## reg_name
|
||||
REG_STRUCT.reg_name = NBIO_BASE(regBIF_BX1_ ## reg_name ## _BASE_IDX) + \
|
||||
regBIF_BX1_ ## reg_name
|
||||
|
||||
#define NBIO_SR_ARR(reg_name, id)\
|
||||
REG_STRUCT[id].reg_name = NBIO_BASE(regBIF_BX2_ ## reg_name ## _BASE_IDX) + \
|
||||
regBIF_BX2_ ## reg_name
|
||||
REG_STRUCT[id].reg_name = NBIO_BASE(regBIF_BX1_ ## reg_name ## _BASE_IDX) + \
|
||||
regBIF_BX1_ ## reg_name
|
||||
|
||||
#define bios_regs_init() \
|
||||
( \
|
||||
|
||||
Reference in New Issue
Block a user