mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-12-27 13:30:45 -05:00
dt-bindings: interrupt-controller: Convert jcore,aic to DT schema
Convert the J-Core advanced interrupt controller binding to schema format. It's a straight-forward conversion of the typical interrupt controller. Link: https://lore.kernel.org/r/20250505144707.1289503-1-robh@kernel.org Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
This commit is contained in:
@@ -1,26 +0,0 @@
|
||||
J-Core Advanced Interrupt Controller
|
||||
|
||||
Required properties:
|
||||
|
||||
- compatible: Should be "jcore,aic1" for the (obsolete) first-generation aic
|
||||
with 8 interrupt lines with programmable priorities, or "jcore,aic2" for
|
||||
the "aic2" core with 64 interrupts.
|
||||
|
||||
- reg: Memory region(s) for configuration. For SMP, there should be one
|
||||
region per cpu, indexed by the sequential, zero-based hardware cpu
|
||||
number.
|
||||
|
||||
- interrupt-controller: Identifies the node as an interrupt controller
|
||||
|
||||
- #interrupt-cells: Specifies the number of cells needed to encode an
|
||||
interrupt source. The value shall be 1.
|
||||
|
||||
|
||||
Example:
|
||||
|
||||
aic: interrupt-controller@200 {
|
||||
compatible = "jcore,aic2";
|
||||
reg = < 0x200 0x30 0x500 0x30 >;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
};
|
||||
@@ -0,0 +1,43 @@
|
||||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
||||
# Copyright 2018 Linaro Ltd.
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/interrupt-controller/jcore,aic.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: J-Core Advanced Interrupt Controller
|
||||
|
||||
maintainers:
|
||||
- Rich Felker <dalias@libc.org>
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- jcore,aic1
|
||||
- jcore,aic2
|
||||
|
||||
reg:
|
||||
description: Memory region(s) for configuration. For SMP, there should be one
|
||||
region per CPU, indexed by the sequential, zero-based hardware CPU number.
|
||||
|
||||
interrupt-controller: true
|
||||
|
||||
'#interrupt-cells':
|
||||
const: 1
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- interrupt-controller
|
||||
- '#interrupt-cells'
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
aic: interrupt-controller@200 {
|
||||
compatible = "jcore,aic2";
|
||||
reg = <0x200 0x30>, <0x500 0x30>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <1>;
|
||||
};
|
||||
Reference in New Issue
Block a user