mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-08-30 16:53:20 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: renesas: salvator-common: Describe PCIe/USB3.0 clock generator

Browse Source 
Describe the 9FGV0841 PCIe and USB3.0 clock generator present on both
Salvator-X and Salvator-XS boards.  The clock generator supplies 100 MHz
differential clock for both PCIe ports, as well as for the USB 3.0 PHY.

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20260118135038.8033-8-marek.vasut+renesas@mailbox.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Marek Vasut
2026-01-18 14:49:55 +01:00
committed by Geert Uytterhoeven
parent c6ffd32627
commit 39ef5f2dac
1 changed files with 26 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
arch/arm64/boot/dts/renesas/salvator-common.dtsi
View File

@@ -75,6 +75,12 @@ backlight: backlight {
enable-gpios = <&gpio6 7 GPIO_ACTIVE_HIGH>;
};
pcie_usb_refclk: clk-x7 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <25000000>;
};
cvbs-in {
compatible = "composite-video-connector";
label = "CVBS IN";
@@ -523,6 +529,13 @@ pca9654: gpio@20 {
#gpio-cells = <2>;
};
pcie_usb_clk: clk@68 {
compatible = "renesas,9fgv0841";
reg = <0x68>;
clocks = <&pcie_usb_refclk>;
#clock-cells = <1>;
};
video-receiver@70 {
compatible = "adi,adv7482";
reg = <0x70 0x71 0x72 0x73 0x74 0x75
@@ -640,17 +653,27 @@ &ohci1 {
};
&pcie_bus_clk {
clock-frequency = <100000000>;
status = "disabled";
};
&pciec0 {
clocks = <&cpg CPG_MOD 319>, <&pcie_usb_clk 1>;
status = "okay";
};
&pciec0_rp {
clocks = <&pcie_usb_clk 3>;
};
&pciec1 {
clocks = <&cpg CPG_MOD 318>, <&pcie_usb_clk 2>;
status = "okay";
};
&pciec1_rp {
clocks = <&pcie_usb_clk 4>;
};
&pfc {
pinctrl-0 = <&scif_clk_pins>;
pinctrl-names = "default";
@@ -1038,11 +1061,12 @@ &usb3_peri0 {
};
&usb3_phy0 {
clocks = <&cpg CPG_MOD 328>, <&pcie_usb_clk 6>, <&usb_extal_clk>;
status = "okay";
};
&usb3s0_clk {
clock-frequency = <100000000>;
status = "disabled";
};
&vin0 {