mirrors/linux
2
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2026-08-30 11:03:07 -04:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: renesas: rcar: Add boot phase tags

Browse Source 
bootph-all as phase tag was added to dt-schema
(dtschema/schemas/bootph.yaml) to describe various node usage during
boot phases with DT.  Add bootph-all for all nodes that are used in the
bootloader on Renesas R-Car SoCs.

All SoC require CPG clock and its input clock, RST Reset, PFC pin
control and PRR ID register access during all stages of the boot
process, those are marked using bootph-all property, and so is the SoC
bus node which contains these IP.

Each board console UART is also marked as bootph-all to make it
available in all stages of the boot process.

Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250209180616.160253-2-marek.vasut+renesas@mailbox.org
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Marek Vasut
2025-02-09 19:05:05 +01:00
committed by Geert Uytterhoeven
parent f1a1268572
commit 399f14ff66
25 changed files with 104 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm64/boot/dts/renesas/condor-common.dtsi
View File

@@ -544,6 +544,7 @@ &rwdt {
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

1
arch/arm64/boot/dts/renesas/draak.dtsi
View File

@@ -695,6 +695,7 @@ &rwdt {
&scif2 {
pinctrl-0 = <&scif2_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

1
arch/arm64/boot/dts/renesas/ebisu.dtsi
View File

@@ -786,6 +786,7 @@ &rwdt {
&scif2 {
pinctrl-0 = <&scif2_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

7
arch/arm64/boot/dts/renesas/r8a77951.dtsi
View File

@@ -292,6 +292,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -299,6 +300,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -347,6 +349,7 @@ scif_clk: scif {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
@@ -485,6 +488,7 @@ gpio7: gpio@e6055800 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a7795";
reg = <0 0xe6060000 0 0x50c>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -565,11 +569,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a7795-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -3398,6 +3404,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

8
arch/arm64/boot/dts/renesas/r8a77960.dtsi
View File

@@ -264,6 +264,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -271,6 +272,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -311,6 +313,8 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -449,6 +453,7 @@ gpio7: gpio@e6055800 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a7796";
reg = <0 0xe6060000 0 0x50c>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -529,11 +534,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a7796-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2996,6 +3003,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

8
arch/arm64/boot/dts/renesas/r8a77961.dtsi
View File

@@ -264,6 +264,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -271,6 +272,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -311,6 +313,8 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -449,6 +453,7 @@ gpio7: gpio@e6055800 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77961";
reg = <0 0xe6060000 0 0x50c>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -529,11 +534,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77961-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2817,6 +2824,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

8
arch/arm64/boot/dts/renesas/r8a77965.dtsi
View File

@@ -143,6 +143,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -150,6 +151,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -182,6 +184,8 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -320,6 +324,7 @@ gpio7: gpio@e6055800 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77965";
reg = <0 0xe6060000 0 0x50c>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -400,11 +405,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77965-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2828,6 +2835,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a77970-eagle.dts
View File

@@ -409,6 +409,7 @@ &rwdt {
&scif0 {
pinctrl-0 = <&scif0_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

1
arch/arm64/boot/dts/renesas/r8a77970-v3msk.dts
View File

@@ -296,6 +296,7 @@ user@1bc0000 {
&scif0 {
pinctrl-0 = <&scif0_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

7
arch/arm64/boot/dts/renesas/r8a77970.dtsi
View File

@@ -60,6 +60,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -67,6 +68,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pmu_a53 {
@@ -91,6 +93,7 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
@@ -200,6 +203,7 @@ gpio5: gpio@e6055000 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77970";
reg = <0 0xe6060000 0 0x504>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -280,11 +284,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77970-rst";
reg = <0 0xe6160000 0 0x200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -1196,6 +1202,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a77980-v3hsk.dts
View File

@@ -282,6 +282,7 @@ &rwdt {
&scif0 {
pinctrl-0 = <&scif0_pins>, <&scif_clk_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

7
arch/arm64/boot/dts/renesas/r8a77980.dtsi
View File

@@ -80,6 +80,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -87,6 +88,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -120,6 +122,7 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
@@ -229,6 +232,7 @@ gpio5: gpio@e6055000 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77980";
reg = <0 0xe6060000 0 0x50c>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -309,11 +313,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77980-rst";
reg = <0 0xe6160000 0 0x200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -1579,6 +1585,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

7
arch/arm64/boot/dts/renesas/r8a77990.dtsi
View File

@@ -122,6 +122,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
/* External PCIe clock - can be overridden by the board */
@@ -153,6 +154,8 @@ scif_clk: scif {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -276,6 +279,7 @@ gpio6: gpio@e6055400 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77990";
reg = <0 0xe6060000 0 0x508>;
bootph-all;
};
i2c_dvfs: i2c@e60b0000 {
@@ -372,11 +376,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77990-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2121,6 +2127,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

7
arch/arm64/boot/dts/renesas/r8a77995.dtsi
View File

@@ -65,6 +65,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pmu_a53 {
@@ -86,6 +87,8 @@ scif_clk: scif {
soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -209,6 +212,7 @@ gpio6: gpio@e6055400 {
pfc: pinctrl@e6060000 {
compatible = "renesas,pfc-r8a77995";
reg = <0 0xe6060000 0 0x508>;
bootph-all;
};
cmt0: timer@e60f0000 {
@@ -289,11 +293,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a77995-rst";
reg = <0 0xe6160000 0 0x0200>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -1448,6 +1454,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a779a0-falcon-cpu.dtsi
View File

@@ -348,6 +348,7 @@ &rwdt {
&scif0 {
pinctrl-0 = <&scif0_pins>;
pinctrl-names = "default";
bootph-all;
uart-has-rtscts;
status = "okay";

8
arch/arm64/boot/dts/renesas/r8a779a0.dtsi
View File

@@ -47,6 +47,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -54,6 +55,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pmu_a76 {
@@ -71,6 +73,8 @@ scif_clk: scif {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -93,6 +97,7 @@ pfc: pinctrl@e6050000 {
<0 0xe6060000 0 0x16c>, <0 0xe6060800 0 0x16c>,
<0 0xe6068000 0 0x16c>, <0 0xe6068800 0 0x16c>,
<0 0xe6069000 0 0x16c>, <0 0xe6069800 0 0x16c>;
bootph-all;
};
gpio0: gpio@e6058180 {
@@ -331,11 +336,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a779a0-rst";
reg = <0 0xe6160000 0 0x4000>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2973,6 +2980,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a779f0-spider-cpu.dtsi
View File

@@ -101,6 +101,7 @@ &extalr_clk {
&hscif0 {
pinctrl-0 = <&hscif0_pins>;
pinctrl-names = "default";
bootph-all;
uart-has-rtscts;
status = "okay";

8
arch/arm64/boot/dts/renesas/r8a779f0.dtsi
View File

@@ -253,6 +253,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -260,6 +261,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pcie0_clkref: pcie0-clkref {
@@ -296,6 +298,8 @@ scif_clk: scif {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -315,6 +319,7 @@ pfc: pinctrl@e6050000 {
compatible = "renesas,pfc-r8a779f0";
reg = <0 0xe6050000 0 0x16c>, <0 0xe6050800 0 0x16c>,
<0 0xe6051000 0 0x16c>, <0 0xe6051800 0 0x16c>;
bootph-all;
};
gpio0: gpio@e6050180 {
@@ -463,11 +468,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a779f0-rst";
reg = <0 0xe6160000 0 0x4000>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -1283,6 +1290,7 @@ gic: interrupt-controller@f1000000 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a779f4-s4sk.dts
View File

@@ -68,6 +68,7 @@ &extalr_clk {
&hscif0 {
pinctrl-0 = <&hscif0_pins>;
pinctrl-names = "default";
bootph-all;
uart-has-rtscts;
status = "okay";

8
arch/arm64/boot/dts/renesas/r8a779g0.dtsi
View File

@@ -166,6 +166,7 @@ extal_clk: extal {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr {
@@ -173,6 +174,7 @@ extalr_clk: extalr {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pcie0_clkref: pcie0-clkref {
@@ -215,6 +217,8 @@ scif_clk2: scif2 {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -237,6 +241,7 @@ pfc: pinctrl@e6050000 {
<0 0xe6060000 0 0x16c>, <0 0xe6060800 0 0x16c>,
<0 0xe6061000 0 0x16c>, <0 0xe6061800 0 0x16c>,
<0 0xe6068000 0 0x16c>;
bootph-all;
};
gpio0: gpio@e6050180 {
@@ -452,11 +457,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a779g0-rst";
reg = <0 0xe6160000 0 0x4000>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2496,6 +2503,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/r8a779h0-gray-hawk-single.dts
View File

@@ -361,6 +361,7 @@ audio-power-hog {
&hscif0 {
pinctrl-0 = <&hscif0_pins>;
pinctrl-names = "default";
bootph-all;
uart-has-rtscts;
status = "okay";

8
arch/arm64/boot/dts/renesas/r8a779h0.dtsi
View File

@@ -138,6 +138,7 @@ extal_clk: extal-clk {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
extalr_clk: extalr-clk {
@@ -145,6 +146,7 @@ extalr_clk: extalr-clk {
#clock-cells = <0>;
/* This value must be overridden by the board */
clock-frequency = <0>;
bootph-all;
};
pcie0_clkref: pcie0-clkref {
@@ -180,6 +182,8 @@ scif_clk2: scif-clk2 {
soc: soc {
compatible = "simple-bus";
interrupt-parent = <&gic>;
bootph-all;
#address-cells = <2>;
#size-cells = <2>;
ranges;
@@ -201,6 +205,7 @@ pfc: pinctrl@e6050000 {
<0 0xe6058000 0 0x16c>, <0 0xe6058800 0 0x16c>,
<0 0xe6060000 0 0x16c>, <0 0xe6060800 0 0x16c>,
<0 0xe6061000 0 0x16c>, <0 0xe6061800 0 0x16c>;
bootph-all;
};
gpio0: gpio@e6050180 {
@@ -401,11 +406,13 @@ cpg: clock-controller@e6150000 {
#clock-cells = <2>;
#power-domain-cells = <0>;
#reset-cells = <1>;
bootph-all;
};
rst: reset-controller@e6160000 {
compatible = "renesas,r8a779h0-rst";
reg = <0 0xe6160000 0 0x4000>;
bootph-all;
};
sysc: system-controller@e6180000 {
@@ -2158,6 +2165,7 @@ port@1 {
prr: chipid@fff00044 {
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
bootph-all;
};
};

1
arch/arm64/boot/dts/renesas/salvator-common.dtsi
View File

@@ -940,6 +940,7 @@ &scif1 {
&scif2 {
pinctrl-0 = <&scif2_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

1
arch/arm64/boot/dts/renesas/ulcb.dtsi
View File

@@ -448,6 +448,7 @@ &rwdt {
&scif2 {
pinctrl-0 = <&scif2_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};

1
arch/arm64/boot/dts/renesas/white-hawk-cpu-common.dtsi
View File

@@ -201,6 +201,7 @@ &extalr_clk {
&hscif0 {
pinctrl-0 = <&hscif0_pins>;
pinctrl-names = "default";
bootph-all;
status = "okay";
};