dt-bindings: power: Add Amlogic A9 power domains

Add devicetree binding document and related header file for
Amlogic A9 secure power domains.

Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
Signed-off-by: Ulf Hansson <ulfh@kernel.org>
This commit is contained in:
Xianwei Zhao
2026-07-22 08:39:31 +00:00
committed by Ulf Hansson
parent 61fe51f6d8
commit 2d055fb2ee
2 changed files with 62 additions and 0 deletions

View File

@@ -22,6 +22,7 @@ properties:
- amlogic,meson-s4-pwrc
- amlogic,a4-pwrc
- amlogic,a5-pwrc
- amlogic,a9-pwrc
- amlogic,c3-pwrc
- amlogic,t7-pwrc
- amlogic,s6-pwrc

View File

@@ -0,0 +1,61 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */
/*
* Copyright (C) 2026 Amlogic, Inc. All rights reserved
*/
#ifndef _DT_BINDINGS_AMLOGIC_A9_POWER_H
#define _DT_BINDINGS_AMLOGIC_A9_POWER_H
#define PWRC_A9_DSPA_ID 0
#define PWRC_A9_U3HSG_U3_ID 1
#define PWRC_A9_DP_ID 2
#define PWRC_A9_DOS_HCODEC_ID 3
#define PWRC_A9_TAHOE_ID 4
#define PWRC_A9_DOS_HEVC_ID 5
#define PWRC_A9_U2H_ID 6
#define PWRC_A9_U3DRD_B_ID 7
#define PWRC_A9_VPU_HDMI_ID 8
#define PWRC_A9_U2DRD_ID 9
#define PWRC_A9_U3DRD_A_ID 10
#define PWRC_A9_SD_EMMC_C_ID 11
#define PWRC_A9_GE2D_ID 12
#define PWRC_A9_AMFC_ID 13
#define PWRC_A9_EDPTX_ID 14
#define PWRC_A9_OPP_ID 15
#define PWRC_A9_VICP_ID 16
#define PWRC_A9_SD_EMMC_A_ID 17
#define PWRC_A9_SD_EMMC_B_ID 18
#define PWRC_A9_ETH_ID 19
#define PWRC_A9_PCIE_A_ID 20
#define PWRC_A9_PCIE_B_ID 21
#define PWRC_A9_NNA_4T_ID 22
#define PWRC_A9_HDMIRX_ID 23
#define PWRC_A9_CVE_ID 24
#define PWRC_A9_ISP_ID 25
#define PWRC_A9_ETH_1G_ID 26
#define PWRC_A9_U3HSG_HSG_ID 27
#define PWRC_A9_U3DPPHY_U3_ID 28
#define PWRC_A9_U3DPPHY_DP_ID 29
#define PWRC_A9_PCIE3PHY_ID 30
#define PWRC_A9_U3HSG_PCIE2_ID 31
#define PWRC_A9_MALI_TOP_ID 32
#define PWRC_A9_AO_SED_ID 33
#define PWRC_A9_AO_IR_ID 34
#define PWRC_A9_AO_UART_B_ID 35
#define PWRC_A9_AO_UART_C_ID 36
#define PWRC_A9_AO_UART_D_ID 37
#define PWRC_A9_AO_SPISG_ID 38
#define PWRC_A9_AO_UART_E_ID 39
#define PWRC_A9_AO_CEC_ID 40
#define PWRC_A9_EE_SRAMA_ID 41
#define PWRC_A9_AUDIO_ID 42
#define PWRC_A9_DMC0_ID 43
#define PWRC_A9_GIC_ID 44
#define PWRC_A9_DDRPHY_ID 45
#define PWRC_A9_AUCPU_ID 46
#define PWRC_A9_DSI0_ID 47
#define PWRC_A9_DSI1_ID 48
#define PWRC_A9_CAN0_ID 49
#define PWRC_A9_CAN1_ID 50
#endif