mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-08-30 10:00:03 -04:00
s390/bpf: Enable atomics tests for s390
Add s390 to the if statement, that defines CAN_USE_LOAD_ACQ_STORE_REL. Reuse CAN_USE_LOAD_ACQ_STORE_REL in arena_atomics selftest, to remove code duplication. Signed-off-by: Maxim Khmelevskii <max@linux.ibm.com> Reviewed-by: Ilya Leoshkevich <iii@linux.ibm.com> Link: https://lore.kernel.org/bpf/20260723140648.583055-8-max@linux.ibm.com Signed-off-by: Kumar Kartikeya Dwivedi <memxor@gmail.com>
This commit is contained in:
committed by
Kumar Kartikeya Dwivedi
parent
898343edde
commit
2925f8deea
@@ -28,8 +28,10 @@ bool skip_all_tests = true;
|
||||
|
||||
#if defined(ENABLE_ATOMICS_TESTS) && \
|
||||
defined(__BPF_FEATURE_ADDR_SPACE_CAST) && \
|
||||
(defined(__TARGET_ARCH_arm64) || defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64))
|
||||
(defined(__TARGET_ARCH_arm64) || \
|
||||
defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64) || \
|
||||
defined(__TARGET_ARCH_s390))
|
||||
bool skip_lacq_srel_tests __attribute((__section__(".data"))) = false;
|
||||
#else
|
||||
bool skip_lacq_srel_tests = true;
|
||||
@@ -315,8 +317,10 @@ int load_acquire(const void *ctx)
|
||||
{
|
||||
#if defined(ENABLE_ATOMICS_TESTS) && \
|
||||
defined(__BPF_FEATURE_ADDR_SPACE_CAST) && \
|
||||
(defined(__TARGET_ARCH_arm64) || defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64))
|
||||
(defined(__TARGET_ARCH_arm64) || \
|
||||
defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64) || \
|
||||
defined(__TARGET_ARCH_s390))
|
||||
|
||||
#define LOAD_ACQUIRE_ARENA(SIZEOP, SIZE, SRC, DST) \
|
||||
{ asm volatile ( \
|
||||
@@ -367,8 +371,10 @@ int store_release(const void *ctx)
|
||||
{
|
||||
#if defined(ENABLE_ATOMICS_TESTS) && \
|
||||
defined(__BPF_FEATURE_ADDR_SPACE_CAST) && \
|
||||
(defined(__TARGET_ARCH_arm64) || defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64))
|
||||
(defined(__TARGET_ARCH_arm64) || \
|
||||
defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64) || \
|
||||
defined(__TARGET_ARCH_s390))
|
||||
|
||||
#define STORE_RELEASE_ARENA(SIZEOP, DST, VAL) \
|
||||
{ asm volatile ( \
|
||||
|
||||
@@ -264,9 +264,12 @@
|
||||
#endif
|
||||
|
||||
#if __clang_major__ >= 18 && defined(ENABLE_ATOMICS_TESTS) && \
|
||||
(defined(__TARGET_ARCH_arm64) || defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64) || \
|
||||
defined(__TARGET_ARCH_powerpc) || defined(__TARGET_ARCH_loongarch))
|
||||
(defined(__TARGET_ARCH_arm64) || \
|
||||
defined(__TARGET_ARCH_x86) || \
|
||||
(defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64) || \
|
||||
defined(__TARGET_ARCH_s390) || \
|
||||
defined(__TARGET_ARCH_powerpc) || \
|
||||
defined(__TARGET_ARCH_loongarch))
|
||||
#define CAN_USE_LOAD_ACQ_STORE_REL
|
||||
#endif
|
||||
|
||||
|
||||
Reference in New Issue
Block a user