mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-14 10:02:33 -04:00
arm64: dts: qcom: sc8280xp: Fix the base addresses of LLCC banks
The LLCC block has several banks each with a different base address and holes in between. So it is not a correct approach to cover these banks with a single offset/size. Instead, the individual bank's base address needs to be specified in devicetree with the exact size. Reported-by: Parikshit Pareek <quic_ppareek@quicinc.com> Tested-by: Steev Klimaszewski <steev@kali.org> # Thinkpad X13s Tested-by: Andrew Halaney <ahalaney@redhat.com> # sa8540p-ride Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230314080443.64635-7-manivannan.sadhasivam@linaro.org
This commit is contained in:
committed by
Bjorn Andersson
parent
62e5ee9db9
commit
0fe0955a79
@@ -2991,8 +2991,14 @@ opp-6 {
|
||||
|
||||
system-cache-controller@9200000 {
|
||||
compatible = "qcom,sc8280xp-llcc";
|
||||
reg = <0 0x09200000 0 0x58000>, <0 0x09600000 0 0x58000>;
|
||||
reg-names = "llcc_base", "llcc_broadcast_base";
|
||||
reg = <0 0x09200000 0 0x58000>, <0 0x09280000 0 0x58000>,
|
||||
<0 0x09300000 0 0x58000>, <0 0x09380000 0 0x58000>,
|
||||
<0 0x09400000 0 0x58000>, <0 0x09480000 0 0x58000>,
|
||||
<0 0x09500000 0 0x58000>, <0 0x09580000 0 0x58000>,
|
||||
<0 0x09600000 0 0x58000>;
|
||||
reg-names = "llcc0_base", "llcc1_base", "llcc2_base",
|
||||
"llcc3_base", "llcc4_base", "llcc5_base",
|
||||
"llcc6_base", "llcc7_base", "llcc_broadcast_base";
|
||||
interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
|
||||
|
||||
Reference in New Issue
Block a user