mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-06 00:47:56 -04:00
drm/i915/mtl: Don't mask off CCS according to DSS fusing
Unlike the Xe_HP platforms, MTL only has a single CCS engine; the quad-based engine masking logic does not apply to this platform (or presumably any future platforms that only have 0 or 1 CCS). Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com> Reviewed-by: Balasubramani Vivekanandan <balasubramani.vivekanandan@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20220818234202.451742-5-radhakrishna.sripada@intel.com
This commit is contained in:
committed by
Radhakrishna Sripada
parent
da30390b93
commit
068a0f5c82
@@ -672,7 +672,7 @@ static void engine_mask_apply_compute_fuses(struct intel_gt *gt)
|
||||
unsigned long ccs_mask;
|
||||
unsigned int i;
|
||||
|
||||
if (GRAPHICS_VER_FULL(i915) < IP_VER(12, 50))
|
||||
if (hweight32(CCS_MASK(gt)) <= 1)
|
||||
return;
|
||||
|
||||
ccs_mask = intel_slicemask_from_xehp_dssmask(info->sseu.compute_subslice_mask,
|
||||
|
||||
Reference in New Issue
Block a user