Files
linux/arch
Geert Uytterhoeven fdd0dbd8a2 ARM: dts: r8a7793: Add L2 cache-controller node
Add a device node for the L2 cache, and link the CPU node to it.

The L2 cache for the Cortex-A15 CPU cores is 1 MiB large (organized as
64 KiB x 16 ways).

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
2016-02-19 14:52:23 +09:00
..
2016-01-22 18:04:28 -05:00
2016-01-22 18:04:28 -05:00
2016-01-15 17:56:32 -08:00