Files
linux/drivers
Felipe Balbi fae2b904aa usb: dwc3: workaround: U1/U2 -> U0 transiton
RTL revisions <1.83a have an issue where, depending
on the link partner, the USB link might do multiple
entry/exit of low power states before a transfer
takes place causing degraded throughput.

The suggested workaround is to clear bits
12:9 of DCTL register if we see a transition
from U1|U2 to U0 and only re-enable that on
a transfer complete IRQ and we have no pending
transfers on any of the enabled endpoints.

Signed-off-by: Felipe Balbi <balbi@ti.com>
2011-12-12 11:48:34 +02:00
..
…
2011-11-17 02:11:42 -05:00
…
…
…
…
2011-11-29 18:39:37 -05:00
…
2011-12-09 14:26:11 +11:00
2011-12-07 09:06:37 -08:00
2011-12-05 17:06:37 +01:00
…
2011-11-14 10:47:01 -06:00
2011-10-31 19:31:57 -04:00
…
…
…