Files
linux/drivers/gpu/drm
Maxime Ripard f8b13d9bcc drm/vc4: hvs: Make sure our channel is reset
In order to clear our intermediate FIFOs that might end up with a stale
pixel, let's make sure our FIFO channel is reset every time our channel is
setup.

Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Tested-by: Chanwoo Choi <cw00.choi@samsung.com>
Tested-by: Hoegeun Kwon <hoegeun.kwon@samsung.com>
Tested-by: Stefan Wahren <stefan.wahren@i2se.com>
Reviewed-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
Link: https://patchwork.freedesktop.org/patch/msgid/b34c562b36177c758dd2e9d84bceb07689bfbe05.1599120059.git-series.maxime@cerno.tech
2020-09-07 18:03:44 +02:00
..
2020-07-24 08:48:05 +10:00
2020-08-11 11:58:31 +10:00
2020-08-18 14:14:25 +02:00
2020-08-18 14:14:25 +02:00
2020-08-12 20:42:08 +02:00
2020-08-11 11:58:31 +10:00
2020-07-24 08:48:05 +10:00
2020-08-18 14:14:25 +02:00
2020-07-28 17:21:58 +02:00
2020-07-23 10:06:22 +02:00
2020-04-03 17:11:41 +02:00
2020-08-18 14:14:25 +02:00
2020-06-24 09:17:34 +02:00
2020-05-27 14:31:42 +03:00
2020-04-03 17:11:41 +02:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00
2020-05-29 12:58:11 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00