Sergey Shtylyov f4d680e502
ravb: remove APSR_DM ...
According to the R-Car Series, 3rd Generation User's Manual: Hardware,
Rev. 1.50, there's no APSR.DM field, instead there are 2 independent
RX/TX clock internal delay bits. Follow the suit: remove #define APSR_DM
and rename #define's APSR_DM_{R|T}DM to APSR_{R|T}DM.
While at it, do several more things to the declaration of *enum* APSR_BIT:
- remove superfluous indentation;
- annotate APSR_MEMS as undocumented;
- annotate APSR as R-Car Gen3 only.
Signed-off-by: Sergey Shtylyov <s.shtylyov@omprussia.ru >
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be >
Signed-off-by: Jakub Kicinski <kuba@kernel.org >
2021-01-08 18:37:54 -08:00
2020-12-09 15:38:13 +01:00
2020-12-24 12:18:11 -08:00
2020-12-15 19:29:43 -08:00
2020-12-21 17:34:09 -08:00
2021-01-05 14:34:41 +00:00
2020-12-24 12:28:35 -08:00
2020-12-07 17:01:54 +02:00
2020-12-16 16:38:41 -08:00
2020-12-12 11:12:25 -07:00
2020-12-18 12:38:28 -08:00
2020-12-21 10:39:37 -08:00
2020-12-16 00:07:17 -08:00
2020-12-16 11:06:49 -08:00
2020-12-03 19:40:31 +00:00
2020-12-30 18:22:17 +01:00
2020-12-16 16:38:41 -08:00
2020-12-27 09:14:32 -08:00
2020-12-24 12:18:11 -08:00
2020-12-15 15:27:16 +01:00
2020-12-17 12:52:23 -08:00
2020-12-24 12:14:29 -08:00
2020-12-15 12:53:37 -08:00
2020-12-11 17:18:10 +09:00
2020-12-24 12:40:07 -08:00
2020-12-07 10:08:14 +01:00
2020-12-15 16:06:14 -08:00
2020-12-17 18:07:20 -08:00
2020-12-25 15:41:13 -08:00
2020-12-16 11:44:38 +01:00
2020-12-02 22:35:44 +01:00
2020-12-16 11:49:46 -08:00
2020-12-22 08:18:36 -08:00
2020-12-10 13:34:40 -06:00
2020-12-15 14:10:09 -08:00
2020-12-15 16:30:31 -08:00
2020-12-17 10:31:30 +01:00
2021-01-01 12:58:07 -08:00
2020-12-30 18:25:34 +01:00
2020-12-15 14:18:40 -08:00
2020-12-16 14:56:09 -07:00
2020-12-15 16:18:23 -08:00
2020-12-16 16:27:35 -08:00
2020-12-16 13:58:47 -08:00
2020-12-20 10:44:05 -08:00
2021-01-05 15:50:36 -08:00
2020-12-08 10:02:45 -07:00
2020-12-07 10:48:16 +01:00
2020-12-09 19:26:02 -06:00
2020-12-28 13:32:16 -08:00
2020-12-16 16:38:41 -08:00
2020-12-09 00:40:02 +01:00
2020-12-04 12:27:10 +01:00
2020-12-16 13:34:31 -08:00
2020-12-26 09:19:49 -08:00
2020-12-17 13:34:25 -08:00
2020-12-15 15:57:25 -08:00
2020-12-17 17:46:34 -08:00
2021-01-08 18:37:54 -08:00
2020-12-16 13:09:35 -08:00
2020-12-27 09:22:55 -08:00
2020-12-16 16:53:00 -08:00
2020-12-16 13:42:26 -08:00
2020-12-15 14:02:26 -08:00
2020-12-28 10:56:22 +05:30
2020-12-25 20:17:40 -08:00
2020-12-19 12:50:10 -08:00
2020-12-09 14:14:02 +00:00
2020-12-15 14:10:09 -08:00
2020-12-24 13:50:23 -08:00
2020-12-23 15:06:22 -08:00
2020-12-13 01:00:10 +01:00
2020-12-15 15:26:14 +01:00
2020-12-15 22:50:12 +11:00
2021-01-06 16:17:23 -08:00
2020-12-19 11:51:32 -08:00
2020-12-15 22:46:18 -08:00
2021-01-04 16:23:20 +00:00
2020-12-16 16:38:41 -08:00
2020-12-16 16:38:41 -08:00
2020-12-20 10:12:06 -08:00
2021-01-07 18:54:06 -08:00
2021-01-01 12:58:07 -08:00
2020-12-10 16:17:15 +01:00
2020-12-10 16:23:56 +01:00
2020-12-17 13:41:27 -08:00
2020-12-05 13:11:54 +05:30
2021-01-04 14:24:58 +00:00
2020-12-10 10:45:36 +01:00
2020-12-18 12:38:28 -08:00
2020-12-16 13:34:31 -08:00
2020-12-16 16:38:41 -08:00
2020-12-18 12:19:37 -08:00
2020-12-08 13:41:45 +01:00
2021-01-08 11:02:18 -08:00
2020-12-09 19:59:00 +01:00
2020-12-17 13:34:25 -08:00
2020-12-24 12:06:46 -08:00
2020-12-20 10:44:05 -08:00
2021-01-08 13:28:00 -08:00
2020-12-18 12:38:28 -08:00
2020-12-24 12:06:46 -08:00
2020-12-09 19:44:34 +01:00
2020-12-23 15:01:49 -08:00
2020-12-24 13:50:23 -08:00
2020-12-16 00:07:17 -08:00
f4d680e502