Files
linux/drivers
Bjorn Helgaas e5adf79a1d PCI/ATS: Cache PRI PRG Response PASID Required bit
The PRG Response PASID Required bit in the PRI Capability is read-only.
Read it once when we enumerate the device and cache the value so we don't
need to read it again.

Based-on-patch-by: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2019-10-15 16:39:10 -05:00
..
2019-09-24 15:54:11 -07:00
2019-09-29 19:25:39 -07:00
2019-09-28 20:44:12 +02:00
2019-09-23 17:20:40 -04:00
2019-09-24 15:54:08 -07:00
2019-09-24 15:54:08 -07:00