Files
linux/drivers/gpu/drm/amd/amdgpu
Rohit Khaire c247c021b1 drm/amdgpu: Fix incorrect register offsets for Sienna Cichlid
RLC_CP_SCHEDULERS and RLC_SPARE_INT0 have different
offsets for Sienna Cichlid

Signed-off-by: Rohit Khaire <rohit.khaire@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2021-06-08 14:03:55 -04:00
..
2021-04-09 16:46:32 -04:00
2021-05-19 18:04:44 -04:00
2021-04-09 16:46:32 -04:00
2021-05-19 18:06:29 -04:00
2021-03-23 23:31:17 -04:00
2021-03-23 23:31:17 -04:00
2020-07-02 12:02:50 -04:00
2020-08-14 16:22:39 -04:00
2020-07-01 01:59:24 -04:00
2020-07-02 12:02:50 -04:00