Vladimir Oltean
8b322f9fdb
powerpc: dts: t1040rdb: enable both CPU ports
...
Since commit eca70102cf ("net: dsa: felix: add support for changing
DSA master") included in kernel v6.1, the driver supports 2 CPU ports,
and they can be put in a LAG, for example (see
Documentation/networking/dsa/configuration.rst for more details).
Defining the second CPU port in the device tree should not cause any
compatibility issue, because the default CPU port was &seville_port8
before this change, and still is &seville_port8 now (the numerically
first CPU port is used by default).
Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com >
Signed-off-by: Jakub Kicinski <kuba@kernel.org >
2023-02-28 14:13:32 -08:00
..
2023-02-28 14:13:32 -08:00
2022-02-15 22:29:52 +11:00
2020-01-06 16:25:27 +11:00
2022-08-26 11:02:17 +10:00
2022-08-26 11:02:17 +10:00
2019-05-30 11:26:32 -07:00
2019-06-05 17:37:17 +02:00
2017-11-02 11:10:55 +01:00
2022-05-05 22:11:58 +10:00
2017-05-30 14:59:51 +10:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2022-05-05 22:12:44 +10:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-05-24 17:27:12 +02:00
2019-06-19 17:09:55 +02:00
2019-06-05 17:37:17 +02:00
2019-06-19 17:09:55 +02:00
2019-06-05 17:37:17 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2021-05-17 15:27:16 +10:00
2021-06-21 21:16:32 +10:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2016-09-28 14:20:44 +10:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-06-19 17:09:55 +02:00
2022-05-11 21:45:53 +09:00
2017-11-02 11:10:55 +01:00
2019-11-26 13:35:25 -07:00
2019-05-30 11:26:38 -07:00
2020-06-30 14:38:00 +10:00
2023-01-30 17:42:28 +11:00
2021-06-21 21:16:32 +10:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:26:32 -07:00
2021-06-21 21:16:32 +10:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2022-09-28 19:22:12 +10:00
2019-05-30 11:26:32 -07:00
2022-08-26 11:02:17 +10:00
2019-05-30 11:26:32 -07:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2022-09-28 19:22:12 +10:00
2019-05-30 11:26:35 -07:00
2019-05-30 11:26:35 -07:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:39 -07:00
2019-05-30 11:26:39 -07:00
2020-11-19 14:50:14 +11:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2022-08-26 11:02:17 +10:00
2022-08-26 11:02:17 +10:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2019-06-19 17:09:55 +02:00
2017-11-02 11:10:55 +01:00
2018-03-05 20:58:17 -06:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:32 -07:00
2019-06-05 17:37:17 +02:00
2019-05-30 11:26:32 -07:00
2019-06-19 17:09:55 +02:00
2019-05-30 11:26:32 -07:00
2017-11-02 11:10:55 +01:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2020-12-04 01:00:44 +11:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2023-01-11 16:28:43 +11:00
2019-07-10 13:20:44 +10:00
2017-11-02 11:10:55 +01:00
2021-12-23 22:35:01 +11:00
2021-06-10 21:44:57 +10:00