Files
linux/drivers/gpu/drm/xe
Shuicheng Lin 84b6f8503b drm/xe: Use xe_mmio_read32() to read mtcfg register
The mtcfg register is a 32-bit register and should therefore be
accessed using xe_mmio_read32().

Other 3 changes per codestyle suggestion:
"
xe_mmio.c:83: CHECK: Alignment should match open parenthesis
xe_mmio.c:131: CHECK: Comparison to NULL could be written "!xe->mmio.regs"
xe_mmio.c:315: CHECK: line length of 103 exceeds 100 columns
"

Fixes: dd08ebf6c3 ("drm/xe: Introduce a new DRM driver for Intel GPUs")
Reviewed-by: Tejas Upadhyay <tejas.upadhyay@intel.com>
Cc: Matt Roper <matthew.d.roper@intel.com>
Signed-off-by: Shuicheng Lin <shuicheng.lin@intel.com>
Link: https://lore.kernel.org/r/20250513153010.3464767-1-shuicheng.lin@intel.com
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
(cherry picked from commit d2662cf8f4)
Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
2025-05-22 20:49:55 -07:00
..
2025-01-09 17:58:09 +01:00
2024-05-09 21:28:25 +02:00
2025-01-09 17:58:09 +01:00
2025-01-09 17:58:09 +01:00
2025-01-09 17:58:09 +01:00
2025-03-25 20:51:29 -07:00
2025-01-14 07:02:49 -08:00
2025-01-14 07:02:49 -08:00
2024-11-15 15:59:51 -08:00
2025-03-25 20:51:29 -07:00
2024-05-13 21:36:50 +02:00
2025-01-21 22:01:28 +01:00
2025-01-15 14:12:52 -05:00
2024-05-22 12:03:55 +02:00
2024-12-05 07:37:53 -08:00
2024-09-19 10:15:40 +02:00
2024-05-07 12:03:49 +02:00
2025-01-09 17:58:09 +01:00
2025-01-27 08:54:06 -08:00
2025-02-03 11:51:26 -08:00
2024-05-13 21:36:52 +02:00
2024-06-18 12:03:29 -07:00
2025-01-19 00:12:02 +01:00
2025-01-09 17:58:09 +01:00
2025-01-17 00:01:58 +05:30
2024-12-09 09:59:47 -05:00
2024-12-03 15:02:55 -05:00
2025-05-14 09:03:29 -07:00
2024-07-24 09:05:37 -07:00