Files
linux/drivers/gpu/drm
Jani Nikula dd1409b62e drm/i915: include gen 2 in HAS_128_BYTE_Y_TILING()
Gen 2 platforms actually have 128-byte Y-tile, it's just different from
the 128-byte Y-tile on i945+. Make the HAS_128_BYTE_Y_TILING() feature
check macro and its usage slightly less convoluted by including gen 2 in
it.

i915_tiling_ok() would strictly not need changing, but separate the if
clauses to emphasize gen 2 X-tile also being 128 bytes.

Suggested-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://lore.kernel.org/r/41bf9d67a11f38f4ab0f82740f38d5c8fe0bb58b.1760094361.git.jani.nikula@intel.com
2025-10-14 12:34:58 +03:00
..
2025-07-04 11:06:38 -07:00
2025-06-16 09:01:23 +02:00
2025-04-23 15:40:30 -05:00
2025-09-15 17:51:07 +10:00
2025-09-05 19:57:26 +02:00
2025-10-14 10:37:11 +03:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-01-08 01:39:58 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-08-21 16:21:08 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:00:09 +02:00
2025-06-16 09:01:23 +02:00
2025-08-11 14:37:45 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00