Jon Hunter d92aca3a76
serial: tegra: Correct shutdown of UARTs ...
There are two issues in the shutdown path of the UARTs which are:
1. The function tegra_uart_shutdown() calls tegra_uart_flush_buffer()
to stop DMA TX transfers. However, tegra_uart_flush_buffer() is
called after the DMA channels have already been freed and so actually
does nothing.
2. The function that frees the DMA channels
(tegra_uart_dma_channel_free()), unmaps the dma buffer before
freeing the DMA channel and does not ensure the DMA has been
stopped.
Resolve this by fixing the code in tegra_uart_dma_channel_free() to
ensure the DMA is stopped, free the DMA channel and then unmap the DMA
buffer. Finally, remove the unnecessary call to tegra_uart_flush_buffer().
Signed-off-by: Jon Hunter <jonathanh@nvidia.com >
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org >
2015-05-10 19:12:19 +02:00
2015-04-29 00:04:29 +02:00
2015-04-02 10:03:55 +01:00
2015-04-16 13:53:32 -05:00
2015-04-26 17:22:07 -07:00
2015-04-17 15:50:54 -04:00
2015-05-01 16:44:30 -07:00
2015-04-09 10:42:18 +03:00
2015-04-22 09:18:17 -07:00
2015-04-21 09:42:58 -07:00
2015-04-22 09:20:15 -07:00
2015-04-24 08:23:45 -07:00
2015-04-15 23:02:24 +02:00
2015-04-29 15:19:21 +02:00
2015-04-26 13:51:05 -07:00
2015-03-31 13:17:15 +09:00
2015-05-06 22:27:01 +02:00
2015-04-21 14:47:16 +05:30
2015-04-21 09:42:58 -07:00
2015-04-22 09:18:17 -07:00
2015-04-22 09:04:39 -07:00
2015-05-04 08:56:47 +10:00
2015-04-14 18:25:15 -07:00
2015-04-05 14:45:27 +02:00
2015-04-03 16:20:12 +02:00
2015-04-17 09:03:55 -04:00
2015-04-21 09:42:58 -07:00
2015-04-26 17:44:09 -07:00
2015-04-17 15:32:07 -04:00
2015-04-14 20:21:54 -07:00
2015-04-14 09:50:27 -07:00
2015-04-26 17:22:07 -07:00
2015-05-06 22:26:57 +02:00
2015-04-26 17:47:46 -07:00
2015-04-24 08:23:45 -07:00
2015-04-15 09:00:47 -07:00
2015-04-18 08:22:10 -04:00
2015-04-22 10:55:06 -07:00
2015-04-07 13:25:14 +10:00
2015-04-03 16:15:30 +02:00
2015-04-30 10:25:21 -04:00
2015-04-26 09:56:08 -07:00
2015-04-22 09:18:17 -07:00
2015-04-17 09:04:09 -04:00
2015-04-26 13:36:02 -07:00
2015-04-21 09:42:58 -07:00
2015-04-24 09:49:37 -07:00
2015-04-26 17:22:07 -07:00
2015-04-30 16:48:53 -04:00
2015-04-07 12:05:12 +02:00
2015-04-24 08:46:18 -07:00
2015-04-26 17:22:07 -07:00
2015-04-21 22:02:43 +02:00
2015-04-16 14:01:03 -05:00
2015-04-22 09:04:39 -07:00
2015-04-13 17:07:21 -07:00
2015-04-15 10:02:42 +02:00
2015-04-26 13:44:46 -07:00
2015-04-14 20:21:54 -07:00
2015-04-06 19:39:57 +02:00
2015-04-15 23:06:16 +02:00
2015-03-26 15:23:17 +11:00
2015-03-31 12:01:19 -04:00
2015-04-23 14:50:52 +02:00
2015-04-14 17:29:55 -07:00
2015-04-17 09:04:12 -04:00
2015-04-23 16:55:50 +02:00
2015-04-15 16:35:23 -07:00
2015-04-27 10:10:19 -07:00
2015-04-27 13:08:14 +09:00
2015-04-14 00:43:28 +02:00
2015-04-24 09:49:37 -07:00
2015-04-03 16:15:30 +02:00
2015-04-17 15:50:54 -04:00
2015-04-26 17:22:07 -07:00
2015-04-24 10:22:09 -07:00
2015-04-07 13:43:28 -07:00
2015-05-10 19:12:19 +02:00
2015-04-03 16:04:21 +02:00
2015-04-28 12:53:16 +02:00
2015-04-08 08:11:51 -06:00
2015-04-24 10:22:09 -07:00
2015-04-20 15:16:25 -07:00
2015-04-15 12:41:14 +09:30
2015-03-25 12:25:29 +01:00
2015-04-22 11:22:55 -07:00
2015-04-24 10:22:09 -07:00
2015-04-03 16:17:04 +02:00
d92aca3a76