Files
linux/drivers/gpu/drm
Fangzhi Zuo d04eb0c402 drm/amd/display: Prevent Gating DTBCLK before It Is Properly Latched
[why]
1. With allow_0_dtb_clk enabled, the time required to latch DTBCLK to 600 MHz
depends on the SMU. If DTBCLK is not latched to 600 MHz before set_mode completes,
gating DTBCLK causes the DP2 sink to lose its clock source.

2. The existing DTBCLK gating sequence ungates DTBCLK based on both pix_clk and ref_dtbclk,
but gates DTBCLK when either pix_clk or ref_dtbclk is zero.
pix_clk can be zero outside the set_mode sequence before DTBCLK is properly latched,
which can lead to DTBCLK being gated by mistake.

[how]
Consider both pixel_clk and ref_dtbclk when determining when it is safe to gate DTBCLK;
this is more accurate.

Reviewed-by: Charlene Liu <charlene.liu@amd.com>
Reviewed-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
Signed-off-by: Fangzhi Zuo <Jerry.Zuo@amd.com>
Signed-off-by: Roman Li <roman.li@amd.com>
Tested-by: Dan Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2025-10-13 14:14:32 -04:00
..
2025-07-04 11:06:38 -07:00
2025-06-16 09:01:23 +02:00
2025-04-23 15:40:30 -05:00
2025-09-15 17:51:07 +10:00
2025-09-05 19:57:26 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-01-08 01:39:58 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-08-21 16:21:08 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:00:09 +02:00
2025-06-16 09:01:23 +02:00
2025-08-11 14:37:45 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00
2025-06-16 09:01:23 +02:00