Sonika Jindal cf1d58833f
drm/i915/bxt: WA for swapped HPD pins in A stepping ...
WA for BXT A0/A1, where DDIB's HPD pin is swapped to DDIA, so enabling
DDIA HPD pin in place of DDIB.
v2: For DP, irq_port is used to determine the encoder instead of
hpd_pin and removing the edp HPD logic because port A HPD is not
present(Imre)
v3: Rebased on top of Imre's patchset for enabling HPD on PORT A.
Added hpd_pin swapping for intel_dp_init_connector, setting encoder
for PORT_A as per the WA in irq_port (Imre)
v4: Dont enable interrupt for edp, also reframe the description (Siva)
v5: Don’t check for PORT_A in intel_ddi_init to update dig_port,
instead avoid setting hpd_pin itself (Imre)
Signed-off-by: Sonika Jindal <sonika.jindal@intel.com >
Reviewed-by: Sivakumar Thulasimani <sivakumar.thulasimani@intel.com >
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch >
2015-08-14 18:16:32 +02:00
2015-07-28 16:29:08 +02:00
2015-07-24 16:54:59 -07:00
2015-06-10 22:46:34 -07:00
2015-07-09 11:20:01 -07:00
2015-07-31 11:38:57 +03:00
2015-07-14 22:54:55 +02:00
2015-06-26 11:54:29 -07:00
2015-08-14 18:11:30 +02:00
2015-07-17 16:39:53 -07:00
2015-07-07 10:44:45 +02:00
2015-08-03 09:24:59 +02:00
2015-07-09 22:59:49 +02:00
2015-07-23 18:09:18 +08:00
2015-08-01 12:47:04 -07:00
2015-07-03 12:10:12 -07:00
2015-07-31 15:18:41 +09:00
2015-07-30 18:07:11 +01:00
2015-07-21 09:21:40 +02:00
2015-08-14 18:16:32 +02:00
2015-07-30 11:03:04 -07:00
2015-07-02 10:25:22 -07:00
2015-06-12 16:58:33 -07:00
2015-08-05 08:31:59 -07:00
2015-07-01 16:15:05 +03:00
2015-08-01 12:11:58 +02:00
2015-07-01 10:49:25 -07:00
2015-07-19 14:54:45 +01:00
2015-07-29 09:54:40 -07:00
2015-08-09 09:38:42 +02:00
2015-07-31 15:15:41 +02:00
2015-08-03 09:25:12 +02:00
2015-07-15 17:24:45 -07:00
2015-07-01 19:09:11 -07:00
2015-06-22 17:59:09 -07:00
2015-07-23 20:00:35 +10:00
2015-07-02 10:36:29 -07:00
2015-08-08 04:35:14 +03:00
2015-07-21 09:42:54 +02:00
2015-07-06 05:33:17 -07:00
2015-06-30 19:44:57 -07:00
2015-06-13 08:44:14 -07:00
2015-07-22 11:18:41 +02:00
2015-08-03 14:51:30 -07:00
2015-07-24 10:18:39 +02:00
2015-07-01 10:49:25 -07:00
2015-07-31 15:44:24 -07:00
2015-06-26 14:51:15 -07:00
2015-07-04 14:09:32 -04:00
2015-07-25 09:57:56 -07:00
2015-07-27 08:24:39 -05:00
2015-07-25 12:48:05 -07:00
2015-07-01 15:19:35 -07:00
2015-07-02 10:25:22 -07:00
2015-08-01 15:52:58 +05:30
2015-07-21 15:27:27 -07:00
2015-07-14 11:02:44 -07:00
2015-07-06 23:52:21 +02:00
2015-07-02 10:42:13 -07:00
2015-07-21 09:22:23 +02:00
2015-06-23 14:08:54 -07:00
2015-07-24 16:19:25 +01:00
2015-06-18 11:44:41 +03:00
2015-07-18 00:42:31 +02:00
2015-07-23 13:07:04 -07:00
2015-08-02 09:36:21 -07:00
2015-07-01 15:19:35 -07:00
2015-07-02 14:40:49 -07:00
2015-07-24 16:19:50 +01:00
2015-08-04 22:13:25 -07:00
2015-07-24 14:19:44 -07:00
2015-08-03 23:11:25 +08:00
2015-07-23 18:08:29 -07:00
2015-06-12 17:01:43 -07:00
2015-08-03 14:41:48 -07:00
2015-07-24 15:14:04 -06:00
2015-07-27 18:05:05 +03:00
2015-07-10 21:44:19 +02:00
2015-08-06 10:40:35 +03:00
2015-06-12 17:31:05 -07:00
2015-06-12 16:58:33 -07:00
2015-07-17 16:39:53 -07:00
2015-08-04 08:49:08 -07:00
2015-06-24 21:24:10 -04:00
2015-06-29 10:34:42 -07:00
cf1d58833f