Files
linux/drivers/clk
Geert Uytterhoeven cecbe87d73 clk: renesas: rcar-gen3: Add workaround for PLL0/2/4 errata on H3 ES1.0
Add a workaround for errata on R-Car H3 ES1.0, where the PLL0, PLL2, and
PLL4 clock frequencies are off by a factor of two.

Inspired by a patch by Dien Pham in the BSP.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Cc: Dien Pham <dien.pham.ry@renesas.com>
2017-03-21 11:12:23 +01:00
..
2016-03-02 17:44:59 -08:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2017-02-10 09:17:38 -08:00
2016-03-02 17:48:26 -08:00
2016-11-09 12:05:50 -08:00
2016-10-23 10:18:45 -07:00