Files
linux/drivers
John Crispin c9e854cf94 GPIO: MIPS: lantiq: fix overflow inside stp-xway driver
The driver was using a 16 bit field for storing the shadow value of the shift
register cascade. This resulted in only the first 2 shift registeres receiving
the correct data. The third shift register would always receive 0x00.

Fix this by using a 32bit field for the shadow value.

Signed-off-by: John Crispin <blogic@openwrt.org>
Cc: linux-kernel@vger.kernel.org
2012-09-13 10:31:00 +02:00
..
2012-08-02 13:51:46 -04:00
2012-08-17 09:21:35 +02:00
2012-08-13 10:15:22 +05:30
2012-07-29 21:11:05 -03:00
2012-08-16 20:24:38 +01:00
2012-08-13 14:34:02 +08:00
2012-07-09 16:42:24 -04:00
2012-08-20 11:58:43 +02:00
2012-07-31 08:16:22 -06:00
2012-07-31 08:16:22 -06:00