Ville Syrjälä c5303240e0 drm/i915: Keep TRANS_VBLANK.vblank_start==0 on ADL+ even when doing LRR updates ...

intel_set_transcoder_timings() will set TRANS_VBLANK.vblank_start to 0
for clarity on ADL+ (non-DSI) because the hardware no longer uses that
value. Do the same in intel_set_transcoder_timings_lrr() to make sure
the registers stay consistent even when doing LRR timing updates.

Cc: Paz Zcharya <pazz@chromium.org>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20250116201637.22486-2-ville.syrjala@linux.intel.com
Reviewed-by: Jani Nikula <jani.nikula@intel.com>

2025-01-21 17:12:44 +02:00

..

drm

drm/i915: Keep TRANS_VBLANK.vblank_start==0 on ADL+ even when doing LRR updates

2025-01-21 17:12:44 +02:00

host1x

Get rid of 'remove_new' relic from platform driver struct

2024-12-01 15:12:43 -08:00

ipu-v3

Get rid of 'remove_new' relic from platform driver struct

2024-12-01 15:12:43 -08:00

trace

…

vga

drm: Do delayed switcheroo in drm_lastclose()

2024-08-13 16:21:07 +02:00

Makefile

…