mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-05-21 14:56:34 -04:00
1c72774df0
Add support for PCIe controller in Sophgo SG2042 SoC. The controller uses the Cadence PCIe core programmed by pcie-cadence* common driver. The PCIe controller in SG2042 works in host mode only, supporting data rate up to 16 GT/s and lanes up to x16 or x8. Signed-off-by: Chen Wang <unicorn_wang@outlook.com> [mani: reworded description and minor code cleanups] Signed-off-by: Manivannan Sadhasivam <mani@kernel.org> Link: https://patch.msgid.link/01b0a57cd9dba8bed7c1f2d52997046c2c6f042b.1757643388.git.unicorn_wang@outlook.com
81 lines
2.0 KiB
Plaintext
81 lines
2.0 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
menu "Cadence-based PCIe controllers"
|
|
depends on PCI
|
|
|
|
config PCIE_CADENCE
|
|
tristate
|
|
|
|
config PCIE_CADENCE_HOST
|
|
tristate
|
|
depends on OF
|
|
select IRQ_DOMAIN
|
|
select PCIE_CADENCE
|
|
|
|
config PCIE_CADENCE_EP
|
|
tristate
|
|
depends on OF
|
|
depends on PCI_ENDPOINT
|
|
select PCIE_CADENCE
|
|
|
|
config PCIE_CADENCE_PLAT
|
|
bool
|
|
|
|
config PCIE_CADENCE_PLAT_HOST
|
|
bool "Cadence platform PCIe controller (host mode)"
|
|
depends on OF
|
|
select PCIE_CADENCE_HOST
|
|
select PCIE_CADENCE_PLAT
|
|
help
|
|
Say Y here if you want to support the Cadence PCIe platform controller in
|
|
host mode. This PCIe controller may be embedded into many different
|
|
vendors SoCs.
|
|
|
|
config PCIE_CADENCE_PLAT_EP
|
|
bool "Cadence platform PCIe controller (endpoint mode)"
|
|
depends on OF
|
|
depends on PCI_ENDPOINT
|
|
select PCIE_CADENCE_EP
|
|
select PCIE_CADENCE_PLAT
|
|
help
|
|
Say Y here if you want to support the Cadence PCIe platform controller in
|
|
endpoint mode. This PCIe controller may be embedded into many
|
|
different vendors SoCs.
|
|
|
|
config PCIE_SG2042_HOST
|
|
tristate "Sophgo SG2042 PCIe controller (host mode)"
|
|
depends on OF && (ARCH_SOPHGO || COMPILE_TEST)
|
|
select PCIE_CADENCE_HOST
|
|
help
|
|
Say Y here if you want to support the Sophgo SG2042 PCIe platform
|
|
controller in host mode. Sophgo SG2042 PCIe controller uses Cadence
|
|
PCIe core.
|
|
|
|
config PCI_J721E
|
|
tristate
|
|
select PCIE_CADENCE_HOST if PCI_J721E_HOST != n
|
|
select PCIE_CADENCE_EP if PCI_J721E_EP != n
|
|
|
|
config PCI_J721E_HOST
|
|
tristate "TI J721E PCIe controller (host mode)"
|
|
depends on ARCH_K3 || COMPILE_TEST
|
|
depends on OF
|
|
select PCI_J721E
|
|
help
|
|
Say Y here if you want to support the TI J721E PCIe platform
|
|
controller in host mode. TI J721E PCIe controller uses Cadence PCIe
|
|
core.
|
|
|
|
config PCI_J721E_EP
|
|
tristate "TI J721E PCIe controller (endpoint mode)"
|
|
depends on ARCH_K3 || COMPILE_TEST
|
|
depends on OF
|
|
depends on PCI_ENDPOINT
|
|
select PCI_J721E
|
|
help
|
|
Say Y here if you want to support the TI J721E PCIe platform
|
|
controller in endpoint mode. TI J721E PCIe controller uses Cadence PCIe
|
|
core.
|
|
|
|
endmenu
|