Files
linux/drivers/gpu/drm/xe
Ville Syrjälä ac930bab1c drm/i915/bw: Untangle dbuf bw from the sagv/mem bw stuff
Currently intel_bw.c contains basically three completely independent
parts:
- SAGV/memory bandwidth handling
- DBuf bandwidth handling
- "Maximum pipe read bandwidth" calculation, which is some kind
  of internal per-pipe bandwidth limit.

Carve out the DBuf bandwdith handling into a separate file since
there is no actual dependency between it and the rest of intel_bw.c.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20251013201236.30084-2-ville.syrjala@linux.intel.com
Reviewed-by: Mika Kahola <mika.kahola@intel.com>
2025-10-17 00:05:04 +03:00
..
2025-09-17 20:23:47 -04:00
2024-05-09 21:28:25 +02:00
2025-01-09 17:58:09 +01:00
2025-09-15 09:53:25 -07:00
2025-06-27 14:52:31 -07:00
2025-07-01 13:58:50 -07:00
2025-03-25 20:51:29 -07:00
2025-09-02 22:23:08 -07:00
2025-09-17 20:23:47 -04:00
2024-05-13 21:36:50 +02:00
2025-06-27 14:52:31 -07:00
2025-09-17 20:23:47 -04:00
2025-06-27 14:52:31 -07:00
2024-05-22 12:03:55 +02:00
2025-09-15 13:11:40 -04:00
2025-09-09 06:02:35 -07:00
2024-09-19 10:15:40 +02:00
2024-05-07 12:03:49 +02:00
2025-08-14 10:30:53 -04:00
2025-01-27 08:54:06 -08:00
2025-09-16 12:47:40 -07:00
2025-02-03 11:51:26 -08:00
2024-05-13 21:36:52 +02:00
2025-06-27 14:52:31 -07:00
2025-07-28 10:22:28 -04:00
2025-01-17 00:01:58 +05:30
2025-09-15 17:51:07 +10:00