Files
linux/drivers/gpu/drm
Chuansheng Liu b60668cb4c drm/i915/dg1: Update DMC_DEBUG3 register
Current DMC_DEBUG3(_MMIO(0x101090)) address is for TGL,
it is wrong for DG1. Just like commit 5bcc95ca38
("drm/i915/dg1: Update DMC_DEBUG register"), correct
this issue for DG1 platform to avoid wrong register
being read.

BSpec: 49788

v2: fix "not wrong" typo. (Jani)

Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Cc: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Chuansheng Liu <chuansheng.liu@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220211002933.84240-1-chuansheng.liu@intel.com
2022-02-14 20:55:39 -08:00
..
2021-12-14 10:24:28 +01:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2021-08-10 20:14:01 +02:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2021-08-10 20:14:01 +02:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2022-02-07 16:35:35 -08:00
2022-02-07 16:35:35 -08:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2022-02-07 16:35:35 -08:00
2021-11-30 09:41:28 +01:00
2021-08-02 10:19:43 +02:00
2021-08-28 19:00:20 +02:00
2021-10-01 15:55:47 +02:00
2021-11-30 09:41:28 +01:00
2021-08-02 10:19:43 +02:00
2021-08-02 10:19:43 +02:00
2021-05-17 21:19:48 +02:00
2021-08-02 10:19:43 +02:00
2022-02-07 16:35:35 -08:00
2021-08-19 09:02:55 +09:00
2021-08-02 10:19:43 +02:00
2021-08-10 20:14:01 +02:00
2021-08-02 10:19:43 +02:00
2021-12-10 12:36:52 +01:00
2021-12-10 12:36:52 +01:00