Stephen Boyd
b396b3d206
Merge branch 'clk-amlogic' into clk-next
* clk-amlogic:
clk: meson: meson8b: add the vclk2_en gate clock
clk: meson: meson8b: add the vclk_en gate clock
clk: meson: meson8b: Drop CLK_IS_CRITICAL from fclk_div2
clk: meson: g12a: Add support for NNA CLK source clocks
dt-bindings: clk: g12a-clkc: Add NNA CLK Source clock IDs
2020-07-21 01:01:11 -07:00
..
2020-06-10 17:27:28 +02:00
2020-06-13 10:05:47 -07:00
2020-05-08 15:32:17 +10:00
2020-06-04 19:06:22 -07:00
2020-07-21 01:01:11 -07:00
2020-06-02 17:22:31 +01:00
2020-05-22 14:33:59 -06:00
2020-05-28 11:57:10 +01:00
2020-07-20 15:11:44 -07:00
2020-06-13 13:09:38 -07:00
2020-06-13 16:27:13 -07:00
2020-05-18 10:28:31 +02:00
2020-06-08 11:05:56 -07:00
2020-06-05 15:11:50 -07:00
2020-07-10 17:08:55 -07:00
2020-06-01 20:26:07 +02:00
2020-06-09 21:57:26 -04:00
2020-06-11 16:07:33 -07:00
2020-06-13 16:27:13 -07:00
2020-04-20 19:19:52 +02:00
2020-06-11 15:15:19 +02:00