Files
linux/Documentation
Junhui Liu a94f9be294 dt-bindings: serial: snps-dw-apb-uart: Add Anlogic DR1V90 uart
The Anlogic DR1V90 SoC integrates a UART controller compatible with
snps,dw-apb-uart, operating at a 50 MHz clock.

Acked-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Junhui Liu <junhui.liu@pigmoral.tech>
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
2025-11-12 17:06:56 +00:00
..
2025-07-22 17:12:57 +02:00
2025-10-04 15:47:24 +02:00
2025-09-21 16:35:57 -06:00
2025-09-16 10:00:57 -06:00
2025-08-29 16:45:09 -06:00
2025-09-09 13:37:16 -06:00