Files
linux/drivers/gpu/drm
Matt Roper a3db3f8496 drm/i915/rkl: Add Wa_14011224835 for PHY B initialization
After doing normal PHY-B initialization on Rocket Lake, we need to
manually copy some additional PHY-A register values into PHY-B
registers.

Note that the bspec's combo phy page doesn't specify that this
workaround is restricted to specific platform steppings (and doesn't
even do a very good job of specifying that RKL is the only platform this
is needed on), but the RKL workaround page lists this as relevant only
for A and B steppings, so I'm trusting that information for now.

v2:  Make rkl_combo_phy_b_init_wa() static

v3:
 - Minimize variables in WA function. (Jose)
 - Fix timeout duration (usec vs msec). (Jose)
 - Add verification of workaround. (Jose)
 - Fix stepping bounds in comment.

Bspec: 49291
Bspec: 53273
Cc: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200716220551.2730644-6-matthew.d.roper@intel.com
Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
2020-08-17 16:16:10 -04:00
..
2020-07-24 08:48:05 +10:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-07-24 08:48:05 +10:00
2020-07-24 08:48:05 +10:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-07-24 08:48:05 +10:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-04-03 17:11:41 +02:00
2020-07-24 08:48:05 +10:00
2020-08-11 11:58:31 +10:00
2020-06-24 09:17:34 +02:00
2020-06-29 09:39:04 +02:00
2020-05-27 14:31:42 +03:00
2020-04-03 17:11:41 +02:00
2020-07-27 22:06:13 +02:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00
2020-05-29 12:58:11 +02:00
2020-08-11 11:58:31 +10:00
2020-08-11 11:58:31 +10:00
2020-07-16 18:16:31 -04:00