Files
linux/drivers/gpu/drm
Chris Park 95265e4b2b drm/amd/display: Block Invalid TMDS operation
[Why]
When sink type is TMDS, PHY programming does not block against pixel
clock greater than 600MHz.

[How]
Based on sink type, block greater than 600MHz phy programming.

Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Reviewed-by: Aric Cyr <aric.cyr@amd.com>
Signed-off-by: Chris Park <chris.park@amd.com>
Signed-off-by: Dillon Varone <dillon.varone@amd.com>
Signed-off-by: Rodrigo Siqueira <rodrigo.siqueira@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2024-12-18 12:21:37 -05:00
..
2024-11-05 10:50:55 -03:00
2024-09-26 09:31:28 +02:00
2024-09-26 08:28:04 +02:00
2024-10-19 17:26:33 +03:00
2024-09-26 09:31:27 +02:00
2024-10-14 15:28:48 +02:00
2024-10-08 10:00:30 +02:00
2024-11-04 12:36:55 +01:00
2024-06-24 17:08:53 +03:00
2024-11-03 01:28:06 -05:00
2024-10-18 09:25:51 +02:00
2024-10-18 09:25:51 +02:00