Ville Syrjälä 8b3ed19ccf drm/i915: Populate bxt/glk DPLL clock limits a bit more ...

Set the bxt/glk DPLL min dotclock to 25MHz (HDMI minimum)
and the max to 594 MHz (HDMI max). The supported DP frequencies
(162MHz-540MHz) fit within the same range.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220307233940.4161-8-ville.syrjala@linux.intel.com
Acked-by: Jani Nikula <jani.nikula@intel.com>

2022-03-10 11:07:32 +02:00

..

drm

drm/i915: Populate bxt/glk DPLL clock limits a bit more

2022-03-10 11:07:32 +02:00

host1x

gpu: host1x: Always return syncpoint value when waiting

2022-02-16 17:20:53 +01:00

ipu-v3

media: i.MX6: Support 16-bit BT.1120 video input

2021-10-19 08:08:38 +01:00

trace

…

vga

vgaarb: don't pass a cookie to vga_client_register

2021-07-21 10:29:10 +02:00

Makefile

…