Files
linux/drivers
Mahesh Kumar 8b2b53ce94 drm/i915/skl+: make sure higher latency level has higher wm value
DDB allocation optimization algorithm requires/assumes ddb allocation for
any memory C-state level DDB value to be as high as level below the
current level. Render decompression requires level WM to be as high as
wm level-0. This patch fulfils both the requirements.

v2: Changed plane_num to plane_id in skl_compute_wm_levels

v3: Addressed review comments from Shashank Sharma
Changed the commit message "statement can be more clear,
"DDB value to be as high as level below " what is level below ?"

v4: Added reviewed by tag from Shashank Sharma

v5: Added reviewed by from Juha-Pekka Heikkila

v6: Rebased the series

Reviewed-by: Juha-Pekka Heikkila <juhapekka.heikkila@gmail.com>
Reviewed-by: Shashank Sharma <shashank.sharma@intel.com>
Signed-off-by: Mahesh Kumar <mahesh1.kumar@intel.com>
Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1523245273-30264-8-git-send-email-vidya.srinivas@intel.com
2018-04-09 13:37:38 +02:00
..
2018-03-02 10:44:44 +01:00
2018-03-14 15:39:33 -04:00
2018-03-05 07:57:41 -05:00
2018-03-21 11:10:20 +01:00
2018-03-08 10:39:58 -07:00
2018-01-02 14:46:35 +01:00
2018-03-12 15:11:59 +05:30
2017-12-18 16:47:27 +01:00
2017-12-19 10:56:53 +01:00
2018-01-22 16:45:26 +01:00
2018-03-25 07:04:00 -10:00
2018-01-09 16:15:20 +01:00